Back to top
The device has programmable VCO and PLL source selection to allow the user to do power-performance optimization base on the application requirements. It also supports one single-ended output and two pair of differential outputs that support LVCMOS and LPHCSL. A Low Power 32.768kHz clock is supported with only less than 2μA current consumption for system RTC reference clock.
ECADモデルを調べる
概要
Description
The 5L35021 is a VersaClock programmable clock generator and is designed for low power, consumer, and high performance PCI Express applications. The 5L35021 device is a three PLL architecture design, and each PLL is individually programmable and allowing for up to five unique frequency outputs.
The 5L35021 has built-in unique features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshot Reduction Technology (ORT) and Extreme Low Power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after power up, then program the 5L35021 again through the I2C interface.
The 5L35021 has built-in unique features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshot Reduction Technology (ORT) and Extreme Low Power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after power up, then program the 5L35021 again through the I2C interface.
The device has programmable VCO and PLL source selection to allow the user to do power-performance optimization base on the application requirements. It also supports one single-ended output and two pair of differential outputs that support LVCMOS and LPHCSL. A Low Power 32.768kHz clock is supported with only less than 2μA current consumption for system RTC reference clock.
特長
- Configurable OE pin function as OE, PD#, PPS or DFC control function
- Configurable PLL bandwidth/minimizes jitter peaking
- PPS: Proactive Power Saving features save power during the end device power down mode
- PPB: Performance- Power Balancing feature allows minimum power consumption base on required performance
- DFC: Dynamic Frequency Control feature allows up to 4 difference frequencies switch dynamically
- Features <65µA ultra-power-down
- Outputs: 1MHz to 125MHz
- Spread Spectrum clock support to lower system EMI
- I2C interface
- Supported by IDT Timing Commander™ software tool
製品比較
| 5L35021 | 5L35023 | 5P35021 | 5P35023 | |
| Outputs (#) | 5 | 7 | 5 | 7 |
| Output Type | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS, LVDS, LVPECL | LP-HCSL, LVCMOS, LVDS, LVPECL |
| Core Voltage (V) | 1.8 | 1.8 | 3.3 | 3.3 |
| Output Voltage (V) | 1.8 | 1.8 | 1.8, 2.5, 3.3 | 1.8, 2.5, 3.3 |
| Pkg. Dimensions (mm) | 3.0 x 3.0 x 1.0 | 4.0 x 4.0 x 0.9 | 3.0 x 3.0 x 1.0 | 4.0 x 4.0 x 0.9 |
| 製品情報を見る | 製品情報を見る | 製品情報を見る |
アプリケーション
ドキュメント
| タイトル | 分類 | 日付 | |
|---|---|---|---|
PDF620 KB
|
データシート
|
||
PDF348 KB
|
アプリケーションノート
|
||
PDF1.17 MB
|
アプリケーションノート
|
||
PDF256 KB
|
アプリケーションノート
|
||
PDF307 KB
|
アプリケーションノート
|
||
PDF480 KB
|
アプリケーションノート
|
||
PDF170 KB
|
アプリケーションノート
|
||
PDF146 KB
|
アプリケーションノート
|
||
PDF133 KB
|
アプリケーションノート
|
||
PDF495 KB
|
アプリケーションノート
|
||
PDF565 KB
|
アプリケーションノート
|
||
PDF438 KB
|
アプリケーションノート
|
||
PDF137 KB
|
アプリケーションノート
|
||
PDF392 KB
|
概要
|
||
PDF5.71 MB
|
製品変更通知
|
||
PDF5.61 MB
|
製品変更通知
|
||
PDF110 KB
|
製品変更通知
|
||
PDF238 KB
|
技術概要
|
設計・開発
ソフトウェア／ツール
ボード＆キット
ボード＆キット
5L35021 VersaClock 3S Programmable Clock Development Kit
The DEV5L35021 programmable clock development kit is designed to support the 5L35021 VersaClock 3S device. It provides a convenient way of configuring and programming...
モデル
ECADモデル
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。
製品選択
本デバイスは、ルネサス事業所でのプログラム書き込みが可能です。カスタムプログラムユーティリティをお試しください。
Processing table
| 20 | I | Yes | Reel | |||
| 20 | I | Yes | Tray | サンプルを入手, |
Tips for Using This Parametric Table:
- Hide Filters button in header: Collapse or expands filters
- Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
- Reset button in header: Reset all filters to the page default
- Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
- Export button in header: Export the filtered results of the table to an Excel document
- Filter parts search bar in header: Type to filter table results by part number
- Hide column button in column headers: Select to hide columns in table
- AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
- Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
- Document icon next to product name in row: View the featured document for this product
- Chip icon next to the right of the document icon in row: View the block diagram for this product
- Cart icon to the right of the chip icon: Indicates that samples are available for this product
play_circle_filledビデオ&トレーニング
VersaClock 3S Low-Power Programmable Clock Generator ICs
A brief introduction to IDT's VersaClock 3S programmable clock generator IC features, benefits, and applications. These clock timing devices provide an optimal combination of performance, power and flexibility.
IDT's VersaClock 3S devices meet the performance requirements of widely used standards including PCI Express® Gen 1/2/3. These new devices are ideal for computing systems, digital cameras, IP set-top boxes, home entertainment, audio systems, multi-function printers, IoT gateways, small-business storage, smart devices, medical equipment and automotive infotainment.
For more information about IDT's VersaClock programmable clock generator devices, visit www.IDT.com/go/VersaClock.
Video List