Skip to main content

Features

  • CPU: Arm Quad Cortex-A55, maximum operating frequency 1200MHz
  • CPU: Arm Dual Cortex-R52, maximum operating frequency 1000MHz
  • Memory: Tightly coupled memory 576KB (with ECC) per R52 core, internal RAM 2MB (with ECC)
  • LPDDR4 SDRAM memory interface
  • Trigonometric function accelerator
  • 3-port Gigabit Ethernet switch with TSN and 3-unit Ethernet GMAC
  • Industrial Ethernet: EtherCAT®, PROFINET® RT/IRT, EtherNet/IP™, etc.
  • Encoder interface: 16ch (supports A-format™, EnDat, BiSS®, HIPERFACE® DSL, FA-CODER)
  • Up to 9-axis motor control
  • Octa/Quad SPI support
  • ADC: 12-bit 4ch x 2 units + 6ch x 1 unit
  • ΔΣ I/F: 30ch
  • Package: 729-pin FCBGA
  • Voltage: 0.8V core, 1.1V DDR 1.8V PLL, OSC, USB I/O 3.3V GPIO, xSPI, RMII, MII

Description

RZ/T2H is an advanced high-end microprocessor (MPU) providing high application processing performance, high-precision real-time control, and Linux operations on a single chip. It has the processing power and peripheral functions required for controllers such as industrial robots, motion controllers, and programmable logic controllers (PLCs). Quad Arm® Cortex®-A55 CPU cores (1200MHz) for application processing and two Arm Cortex-R52 CPU cores (1000MHz) for real-time control, as well as network functions compatible with Time-Sensitive Networking (TSN) and various industrial Ethernet protocols such as EtherCAT, EtherNet/IP, and PROFINET RT/IRT. The peripheral functions are capable of controlling motors of up to 9 axes with low latency access from a Cortex-R52 CPU. Equipped with a large-capacity memory interface of LPDDR4, and a large-capacity non-volatile memory interface of SD/eMMC, it supports application-rich operating systems such as Linux. Two lanes of PCIe Gen3, 2 channels of xSPI, and other high-speed interfaces are also available. Multi-axis motor control can be achieved with a single chip, reducing the number of BOM components, thus contributing to reduced power consumption and board size.

Parameters

Attributes Value
CPU Architecture Arm
Main CPU Cortex-A55, Cortex-A55 x 2, Cortex-A55 x 4
Program Memory (KB) 0
RAM (KB) 3200
Carrier Type Bulk (Tray), Full Carton (Tray)
Supply Voltage (V) -
I/O Ports 287
NPU No
DRAM I/F LPDDR4-3200
3D GPU No
Temp. Range (°C) Tj = -40 to +125
Operating Freq (Max) (MHz) 1200
Ethernet speed 10M/100M/1G
Ethernet (ch) 4
EtherCat (ch) (#) 1
USB FS (host ch/device ch) ( 1 / 1 )
USB HS (host ch/device ch) ( 1 / 1 )
USB SS (host ch/device ch) ( 0 / 0 )
PCI Express (generation and ch) PCIe (Gen3.0 2Lane) x 1 ch
SCI or UART (ch) 18
SPI (ch) 4
I2C (#) 3
CAN (ch) 0
CAN-FD (ch) 2
Wireless No
SDHI (ch) 2
High Resolution Output Timer No
PWM Output (pin#) 63
32-Bit Timer (ch) 59
16-Bit Timer (ch) (#) 14
8-Bit Timer (ch) 0
Standby operable timer No
Asynchronous General Purpose Timer / Interval Timer (ch) 0
16-Bit A/D Converter (ch) 0
14-Bit A/D Converter (ch) 0
12-Bit A/D Converter (ch) 14
10-Bit A/D Converter (ch) 0
24-Bit Sigma-Delta A/D Converter (ch) 0
16-Bit D/A Converter (ch) 0
12-Bit D/A Converter (ch) 0
10-Bit D/A Converter (ch) (#) 0
8-Bit D/A Converter (ch) 0
Capacitive Touch Sensing Unit (ch) 0
Graphics LCD Controller Yes
MIPI Interfaces (DSI) (ch) 0
MIPI Interfaces (CSI) (ch) 0
Image Codec No
Segment LCD Controller No
Security & Encryption AES, RSA, ECC, Hash, TRNG, Arm TrustZone, Secure boot, Unique ID, Arm TrustZone, Unique ID

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
FCBGA 23 x 23 x 2.4 729 0.8

Application Block Diagrams

9-Axis Industrial High Voltage Motor Control with Ethernet Block Diagram
9-Axis Industrial Motor Control with Ethernet
High-precision and efficient 9-axis motor control designed for robotics and industrial applications.

Additional Applications

  • Industrial robot (articulated robot, parallel link, SCARA robot)
  • Collaborative robot
  • AGV/AMR
  • Multi-axis servo
  • CNC
  • Motion controller
  • PLC

Applied Filters:

This video explains sample program setup procedures for EtherCAT® salve functionalities with the adapted EtherCAT Stack Code for the Renesas RZ/T2H platform. It covers the steps to verify slave behavior and stack features with the TwinCAT® Master Configuration tool.

Chapter's Title

00:10 Overview
01:14 Board Setting
03:35 Generating the Slave Stack Code
04:25 Setting Up TwinCAT3
07:08 Run the Demonstration

Related Resources