Skip to main content

Features

  • Configurable OE pin function as OE, PD#, PPS, or DFC control function
  • Configurable PLL bandwidth/minimizes jitter peaking
  • PPS: Proactive Power Saving features save power during the end device power down mode
  • PPB: Performance Power Balancing feature allows minimum power consumption based on required performance
  • DFC: Dynamic Frequency Control feature allows up to 4 different frequencies to switch dynamically
  • Spread spectrum clock support to lower system EMI
  • I2C interface
  • Also supports crystal input
  • Available in AEC-Q100 qualified, Grade 2 (-40 °C to +105 °C) version

Description

The 5P35023 is a VersaClock® programmable clock generator designed for low-power, consumer, and high-performance PCI Express applications. The 5P35023 device is a three-PLL architecture design, and each PLL is individually programmable and allows for up to five unique frequency outputs. The 5P35023 has built-in unique features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshot Reduction Technology (ORT), and Extreme Low Power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after powering up, and then program the 5P35023 again through the I2C interface.

The device has programmable VCO and PLL source selection to allow the user to do power-performance optimization based on the application requirements. It also supports three single-ended outputs and two pairs of differential outputs that support LVCMOS, LVPECL, LVDS, and LPHCSL. A low-power 32.768kHz clock is supported with only less than 5μA current consumption for the system RTC reference clock.

Product Comparison

5P35023 5L35021 5L35023 5P35021
Outputs (#) 7 5 7 5
Output Type LP-HCSL, LVCMOS, LVDS, LVPECL LP-HCSL, LVCMOS LP-HCSL, LVCMOS LP-HCSL, LVCMOS, LVDS, LVPECL
Core Voltage (V) 3.3 1.8 1.8 3.3
Output Voltage (V) 1.8, 2.5, 3.3 1.8 1.8 1.8, 2.5, 3.3
Pkg. Dimensions (mm) 4.0 x 4.0 x 0.9 3.0 x 3.0 x 1.0 4.0 x 4.0 x 0.9 3.0 x 3.0 x 1.0

Parameters

Attributes Value
App Jitter Compliance PCIe Gen1, PCIe Gen2, PCIe Gen3
Outputs (#) 7
Output Type LVCMOS, LVPECL, LP-HCSL, LVDS
Output Freq Range (MHz) 0.032768 - 500
Input Freq (MHz) 1 - 160
Inputs (#) 1
Input Type Crystal, LVCMOS, LVPECL, LVDS, LP-HCSL
Output Banks (#) 5
Core Voltage (V) 3.3
Output Voltage (V) 1.8, 2.5, 3.3
Phase Jitter Typ RMS (ps) 3
Prog. Interface I2C, OTP
Spread Spectrum Yes

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
VFQFPN 4.0 x 4.0 x 0.9 24 0.5

Application Block Diagrams

Pet camera robot system interactive block diagram features a dual-core Arm Cortex-M88 MCU with immutable storage, RSIP cryptographic engine, TrustZone, and tamper protection.
Pet Camera Robot
Mobile pet camera robot with real-time video, audio, and wireless control.
Interactive block diagram of the high-end central thermostat features ultra-low power wireless modules, an MPU with 3D graphics engine, and a high-performance Hi-Fi codec with hybrid ANC.
High-End Central Thermostat
Central thermostat system integrates satellite thermostats for smart climate control and efficiency.
The video conferencing camera features an AI-accelerated MCU, wireless connectivity, high-fidelity audio, and flexible power options.
Video Conferencing Camera with AI Capabilities
AI-powered 360° video conferencing system with dual cameras and beamforming audio.
Interactive block diagram of the WXGA single display HMI platform features RGB and MIPI video outputs with 2D graphics, powered by an Arm Cortex-M85 MCU.
High-End Feature-Rich HMI Platform
Flexible HMI platform with rich feature support for display resolutions, audio, speakers, and more.
Industrial Automation Platform with Arm Cortex-A53 Block Diagram
Industrial Automation Platform with Arm Cortex-A53
This industrial automation platform is designed for Arm Cortex-A53 MPUs including the iMX8 series of application processors.
Full Digital Cluster Solution with AHL Block Diagram
Cost-Effective Digital Cluster with 4-channel AHL and Surround View
Digital clusters boost safety by centralizing info and reducing costs with AHL and efficient PMICs.
Battery Powered Camera with AI Object Detection & Motion Sensing Block Diagram
Battery-Powered Camera with AI Object Detection & Motion Sensing
Battery-powered camera with AI for efficient motion detection, fast boot, and low-power object classification.
ADAS & Automated Driving Solution (Condor-I) Block Diagram
Comprehensive ADAS & Autonomous Driving Hardware-Software System
Complete hardware and software system for ADAS and automated driving including front camera, surround view, and LiDAR.
Single Board Computer Gateway Block Diagram
Single Board Computer Gateway
SBC gateway with Arm Cortex-A55 and Arm Cortex-M33 cores offers efficient processing, flexibility, and connectivity.
Access Control System with NFC, Camera, and Capacitive Touch Authentication Block Diagram
Access Control System with NFC, Camera, and Capacitive Touch Authentication
The access control system ensures security with NFC, Wi-Fi, PoE, local storage, and flexible OS support.
Computer Vision System on Module Block Diagram
Computer Vision System-on-Module (SoM)
Renesas SoM enhances computer vision with AI, cost efficiency, and seamless SMARC 2.1 integration.
Mobile Point of Sale (mPoS) Terminal Block Diagram
Mobile Point of Sale (mPoS) Terminal
Mobile PoS with secure, wireless, multi-payment support for seamless transactions anywhere.
Single Board Computer Featuring MPU Block Diagram
MPU-Based Single Board Computer
SBC with Linux support, wireless connectivity, and compact form factor for embedded applications.
Network Gateway for Bluetooth Low Energy Mesh Block Diagram
Network Gateway for Bluetooth Low Energy Mesh
Gateway design with dual-core MPU, Bluetooth LE Mesh, Wi-Fi, local/cloud storage, alarms, and secure communication.
SMARC System for Single-Core RISC-V MPU Block Diagram
Scalable SMARC 2.1 Gateway SoM with RISC-V MPU
The scalable SMARC 2.1 SoM design for IIoT gateways with low power consumption, strong connectivity, and flexibility.
This device is factory-configurable. Try the Custom Part Configuration Utility.

Applied Filters:

This video introduces IDT's VersaClock 3S Programmable Clock Generators, known for their innovative power-saving features and compact design that eliminates multiple timing components. Designed for applications in consumer, industrial, computing, and automotive sectors, these devices offer low power consumption and low jitter scalability, meeting PCI Express® Gen 1/2/3 standards. 

Key features highlighted include Proactive Power Saving, Performance-Power Balancing, Dynamic Frequency Control, and Overshoot Reduction Technology. The video showcases the VersaClock 3S models, including the 5P35023 with multiple outputs and the 5P35021 with a 32.768KHz clock for RTC reference, supported by IDT's Timing Commander software for easy programming.