特長
- Pin-compatible with the 722x5 SuperSync FIFOs
- 10ns read/write cycle time (8ns access time)
- Fixed, low first word data latency time
- Auto power down minimizes standby power consumption
- Retransmit operation with fixed, low first word data latency time
- Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags
- Easily expandable in depth and width
- Independent Read and Write clocks (permit reading and writing simultaneously)
- Available in 64-pin TQFP and STQFP packages
- Industrial temperature range (–40C to +85C) is available
説明
The 72265 is a 16K x 18 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. SuperSync FIFOs are particularly appropriate for networking, video, telecommunications, data communications and other applications that need to buffer large amounts of data
パラメータ
| 属性 | 値 |
|---|---|
| Core Voltage (V) | 5 |
| Bus Width (bits) | 18 |
| Density (Kb) | 288 |
| Pkg. Code | PNG64 |
| Interface | Synchronous |
| I/O Type | 5.0 V TTL |
| I/O Frequency (MHz) | 66 - 66 |
| Organization | 16K x 18 |
| Temp. Range (°C) | -40 to 85°C, 0 to 70°C |
| Architecture | Uni-directional |
パッケージオプション
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| TQFP | 14.0 x 14.0 x 1.4 | 64 | 0.8 |