メインコンテンツに移動

Clock Jitter Attenuators, Jitter Cleaners

Renesas jitter attenuators combine low-jitter external reference and advanced control circuitry to eliminate unwanted noise from one or more input clock signals. Depending on the product, these devices use either VCXOs or simple crystals as the reference. Innovative techniques enable the use of fixed-frequency crystals instead of hard-to-find pullable crystal devices. Our jitter attenuators feature a frequency translation stage, allowing different input and output frequencies. Input-output frequency ratio can be either integer or non-integer, depending on the selected device. Some models support multiple ratios to generate independent frequencies or non-integer relationships between outputs.

These devices simplify circuit design and reduce the bill of materials (BOM) by integrating jitter attenuation and frequency translation. Our comprehensive portfolio of jitter attenuators and frequency translators delivers varying levels of performance, power, and programmability to meet the demands of virtually any application. The products in our portfolio support a range of single-ended and differential signaling levels, including LVCMOS, LVPECL, LVDS, HCSL, HSTL, and SSTL.

Efficient Design Integration

Efficient Design Integration

Reduce costs and save board space with a compact, efficient solution.

Tailored Configurations

Tailored Configurations

Startup in a user-defined setup enables seamless operation and customization.

Ultra-Low Jitter for Reliability

Ultra-Low Jitter for Reliability

RMS phase jitter under 100fs ensures precise and dependable performance.

Broad Signal Compatibility

Broad Signal Compatibility

Output frequencies span from 8kHz to 2.5GHz to meet diverse design needs.

Wide Frequency Range

Wide Frequency Range

Covers output frequencies from 8kHz to 2.5GHz, meeting diverse design needs.

製品ポートフォリオ

すべての製品を比較する

What is a Jitter Cleaner?

What is a Jitter Cleaner?

Jitter cleaners, also known as jitter attenuators, reduce the magnitude of noise (jitter) on a given timing signal. Jitter is the undesired deviation from an ideal periodic timing signal—commonly seen in the phase, or amplitude of successive pulses, and/or frequency changes in a specific timeframe. High jitter levels are often caused by long traces, cabling, and noisy system environments. Excessive jitter levels lead to undesired system behavior in high-performance applications. 

Renesas jitter cleaners use stable reference sources and innovative control circuitry to lock onto the phase and average frequency of a noisy clock signal. They then output a high-quality (low jitter) signal to be sourced to downstream devices within the clock network.

Application diagram featuring jitter attenuators.

サポート

記事を参照する

ナレッジベース

ナレッジベースを参照して、役立つ記事、FAQ、その他の役立つリソースを入手してください。
サポートコミュニティ

サポートコミュニティ

ルネサスエンジニアリングコミュニティの技術スタッフから迅速なオンライン技術サポートを受けることができます。