Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Differential clock signals
  • Meets SSTL_2 signal data
  • Supports SSTL_2 class I specifications on outputs
  • Low-voltage operation
  • VDD = 2.3V to 2.7V
  • Available in 64 pin TSSOP and 56 pin MLF packages
  • Exceeds ICSSSTVN16859 performance

Description

13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
SSTVA16859CGLFObsoleteN/AOut of StockTSSOP64#CYesTube
SSTVA16859CGLFTObsoleteN/AOut of StockTSSOP64#CYesReel
SSTVA16859CKLFObsoleteN/AOut of StockVFQFPN56#CYesTray
SSTVA16859CKLFTObsoleteN/AOut of StockVFQFPN56#CYesReel
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?