Skip to main content

Overview

Description

The SLG47011-E provides a small, low power solution for commonly used analog-to-digital conversion and mixed-signal functions. A flexible data acquisition system used in conjunction with configurable logic provides a way to implement a wide variety of functions with minimal cost. The user can create a circuit design by programming the one-time programmable (OTP) Non-Volatile Memory (NVM), to configure the interconnect logic, the macrocells, and the IO pins.

Features

  • SAR ADC
    • Selectable Resolution: 14-, 12-, 10-, 8-bit
    • Up to 2.35Msps in 8-bit mode
    • Sampling up to Four Analog Channels
    • Output Options: Parallel, I2C, SPI
  • Programmable Gain Amplifier
    • Gain Range: 1x to 64x
    • Supports Differential and Single-Ended Modes
  • MathCore
    • Multiplier, Adder, Subtractor, Shifter
  • Four Independent Data Buffers
    • Buffer Length: up to Eight 16-bit Words
    • Modes: Oversampling, Moving Average, Counter Capture
  • Memory Table Macrocell
    • 4096 Words × 12-bit
    • Modes: Full Range or Two Ranges
    • Supports ADC Data Linearization or Custom y = F(x)
    • ADDR-to-DATA / Storage Modes
  • 16-bit Multichannel Digital Comparator (MDCMP)
    • Up to Four Independent Channels
    • Static or Dynamic Threshold
    • Hysteresis Option for Each Channel
  • PWM Macrocell
    • 12-bit Resolution
    • Dynamic Duty Cycle Change (up to 4096 values)
  • Width Converter Macrocell
    • 12-bit Parallel Data Output
    • Optional Output: 12×1-bit, 6×2-bit, 3×4-bit
  • 12-bit DAC
    • 333ksps Digital-to-Analog Converter
  • Selectable Current Source
  • Integrated Voltage References (VREF)
  • High Speed Analog Comparator
    • Configurable Hysteresis and Reference
  • Combination Function Macrocells (18 total)
    • 2×2-bit LUT or DFF/LATCH
    • 8×3-bit LUT or DFF/LATCH with Set/Reset
    • 6×DFF/LATCH or 3-bit LUT or Shift Registers
    • 2×4-bit LUT or DFF/LATCH with Set/Reset
  • Multi-Function Macrocells (14 total)
    • 10× DFF/LATCH or 3-bit LUT + 12-bit Delay/Counter
    • 2× DFF/LATCH or 4-bit LUT + 16-bit Delay/Counter/FSM
    • 1× DFF/LATCH or 3-bit LUT + 12-bit Delay/Counter/FSM
    • 12-bit Memory Control Up/Down Counter
  • Communication Interfaces
    • I2C Interface
    • SPI Interface
  • Logic and Timing
    • Programmable Delay with Edge Detector Output
    • Deglitch Filter or Edge Detector
  • Oscillators (OSC)
    • 2kHz / 10kHz
    • 20MHz / 40MHz
  • Analog Temperature Sensor
  • Power-On Reset (POR) with CRC
  • Read Back Protection (Read Lock)
  • Power Supply
    • 1.71V to 3.6V
  • Operating Temperature
    • -40°C to +105°C
  • Compliance
    • RoHS Compliant / Halogen-Free
  • Available Package
    • 16-pin STQFN: 2.0mm × 2.0mm × 0.55mm, 0.4mm pitch

Comparison

Applications

Documentation

Type Title Date
Datasheet PDF 6.30 MB
Device Errata PDF 424 KB
Brochure PDF 5.41 MB 日本語
White Paper PDF 501 KB
4 items

Design & Development

Software & Tools

Boards & Kits

Models

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.

Diagram of ECAD Models

Product Options

Applied Filters:

Support

Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse FAQs

FAQs

Browse our knowledge base of common questions and answers.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?

Support Communities

  1. SLG47011V EVB communication error

    Hello, I'm using GreenPAK LDB Rev 1.1 & SLG47011V EVB, and the simulation is working fine. But when I try to emulate/sync, I am unable to connect with EVB. Throwing the below error. Urgent: Demo planned for early next week

    Jul 25, 2025
  2. SLG47011V does not respond

    ... can access the SLG47004V chip without problems. So I assume I can exclude debugger from problems. Now I have two options from which neither works: * SLG47011V Evaluation board. It has socket for GPSD, so I simply cannot do much wrong except reversing polarity. So I am quite sure VDD/ ...

    Jan 26, 2025

FAQs

  1. What development tools are available for the SLG47011?

    Last Updated: 06/24/2025 Question: What development tools are available for the SLG47011? Answer: Renesas provides an evaluation board (SLG47011V-EVB), a DIP adapter, and socket kits for prototyping and programming. Suitable Products SLG47011

    Jun 24, 2025
  2. What is the temperature operating range of the SLG47011?

    Last Updated: 06/24/2025 Question: What is the temperature operating range of the SLG47011? Answer: It operates reliably in the industrial temperature range from –40 °C to +85 °C. Also there is an extended temperature range SLG47011-EV, which works in temperature range -40 °C +105 °C ...

    Jun 24, 2025

Videos & Training

The low-cost, low-power SLG47011 is an AnalogPAK™ programmable mixed-signal matrix with a 14-bit ADC and analog features.