Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

Features

  • PCIe Gen 1–4 compliant
  • Integrated terminations provide 100Ω differential Zo: reduced component count and board space
  • 1.8V operation: reduced power consumption
  • OE# pins: support DIF power management
  • LP-HCSL differential clock outputs: reduced power and board space
  • Programmable slew rate for each output: allows tuning for various line lengths
  • Programmable output amplitude: allows tuning for various application environments
  • DIF outputs are blocked until PLL is locked: clean system start-up
  • Selectable 0%, -0.25%, or -0.5% spread on DIF outputs: reduces EMI
  • External 25MHz crystal; supports tight ppm with 0ppm synthesis error
  • Configuration can be accomplished with strapping pins: SMBus interface is not required for device control
  • 3.3V tolerant SMBus interface works with legacy controllers
  • Space-saving 4mm x 4mm 24-pin VFQFPN; minimal board space

Description

The 9FGV0241 is a 2-output very low power frequency generator for PCIe Gen 1–4 applications with integrated output terminations providing Zo = 100Ω. The device has two output enables for clock management and supports two different spread spectrum levels in addition to spread off.

Parameters

AttributesValue
Diff. Outputs2
App Jitter CompliancePCIe Gen1, PCIe Gen2, PCIe Gen3, PCIe Gen4
Outputs (#)3
Output TypeLP-HCSL, LVCMOS
Output Freq Range (MHz)25 - 25, 100 - 100
Input Freq (MHz)25 - 25
Inputs (#)1
Input TypeCrystal, LVCMOS
Core Voltage (V)1.8
Output Voltage (V)0.8V, 1.8V
Product CategoryPCI Express Clocks

Package Options

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
VFQFPN4.0 x 4.0 x 0.9240.5

Application Block Diagrams

Industrial Automation Platform with Arm Cortex-A53 Block Diagram
Industrial Automation Platform with Arm Cortex-A53
This industrial automation platform is designed for Arm Cortex-A53 MPUs including the iMX8 series of application processors.
The all-in-one smart home controller block diagram combines multiple radio PHYs, a cost-optimized MPU, and versatile connectivity.
Smart Home Controller with Multiple PHYs
All-in-one smart home gateway with multi-standard PHYs, intuitive control, and future-proof design.

Applied Filters: