Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Power up default is all outputs in 1:1 mode
  • DIF_(9:0) can be "gear-shifted" from the input CPU Host Clock
  • DIF_(11:10) can be "gear-shifted" from the input CPU Host Clock
  • Spread spectrum compatible
  • Supports output clock frequencies up to 400 MHz
  • 8 Selectable SMBus addresses
  • SMBus address determines PLL or Bypass mode

Description

IDT9FG1201 follows the Intel DB1200G Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen1, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) can be equal to or have a gear ratio to the input clock. A differential CPU clock from a CK410B+ main clock generator, such as the IDT932S421, drives the IDT9FG1201. The IDT9FG1201 can provide outputs up to 400MHz.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
9FG1201HFLFObsoleteN/AOut of StockSSOP56#CYesTube
9FG1201HFLFTObsoleteN/AOut of StockSSOP56#CYesReel
9FG1201HGLFObsoleteN/AIn StockTSSOP56#CYesTube
9FG1201HGLFTObsoleteN/AIn StockTSSOP56#CYesReel
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?