Features
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- Auto PD when input signal is at a certain logic state
Description
Low skew, low jitter PLL clock driver; 1 to 5 differential clock distribution (SSTL_18)
Applied Filters: