Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

PCI Express® Jitter Attenuator

Package Information

Pkg. Type:TSSOP
Pkg. Code:PGG20
Lead Count (#):20
Pkg. Dimensions (mm):6.5 x 4.4 x 1.0
Pitch (mm):0.65

Environmental & Export Classifications

Pb (Lead) FreeYes
Moisture Sensitivity Level (MSL)1
ECCN (US)
HTS (US)

Product Attributes

Pkg. TypeTSSOP
Lead Count (#)20
Pb (Lead) FreeYes
Carrier TypeTube
Advanced FeaturesSpread Spectrum
App Jitter CompliancePCIe
C-C Jitter Max P-P (ps)35
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)98 - 128
Input TypeLVDS, LVPECL, LVHSTL, SSTL, HCSL
Inputs (#)1
Length (mm)6.5
MOQ74
Moisture Sensitivity Level (MSL)1
Output Banks (#)2
Output Freq Range (MHz)98 - 320
Output Skew (ps)135
Output TypeLVDS
Output Voltage (V)3.3
Outputs (#)3
Package Area (mm²)28.6
Pb Free Categorye3 Sn
Pitch (mm)0.65
Pkg. Dimensions (mm)6.5 x 4.4 x 1.0
Prog. ClockNo
Qty. per Carrier (#)74
Qty. per Reel (#)0
Reference OutputNo
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Spread SpectrumYes
Tape & ReelNo
Temp. Range (°C)0 to 70°C
Thickness (mm)1
Width (mm)4.4

Description

The 874003-04 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express® systems. In some PCI Express® systems, such as those found in desktop PCs, the PCI Express®TM clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874003-04 has a bandwidth of 6.8MHz. The 6.8MHz provides a high bandwidth that can easily track triangular spread profiles, while providing jitter attenuation. The 874003-04 uses IDT's 3rd Generation FemtoClock® PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express® add-in cards.