Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to SalesClocks@sitime.com. Full transition to SiTime is expected by late 2026.

Alternative(s) Available

Features

  • Low skew outputs (150 ps)
  • Packaged in 8-pin SOIC or 8-pin DFN (2x2mm)
  • RoHS 5 or RoHS 6 (lead-free) package
  • Low power CMOS technology
  • Operating voltages of 1.2 V to 1.8 V
  • Output Enable pin tri-states outputs
  • 3.3 V tolerant input clock
  • Industrial or commercial temperature ranges

Description

The 621 is a low skew, single input to four output, clock buffer. The device operates from a single 1.2 to 1.8 volt supply and has a 3.3 volt tolerant input, making it ideal for level translation. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Package Area (mm²)Pitch (mm)Pkg. Dimensions (mm)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
621MILFObsoleteN/AOut of StockSOIC8#Tube119.1mm²1.27mm4.9 x 3.9 x 1.5097#Yese3 Sn-40 to 85°C
621MILFTObsoleteN/AOut of StockSOIC8#Reel119.1mm²1.27mm4.9 x 3.9 x 1.53000#0Yese3 Sn-40 to 85°C
621MLFObsoleteN/AIn StockSOIC8#Tube119.1mm²1.27mm4.9 x 3.9 x 1.5097#Yese3 Sn0 to 70°C
621MLFTObsoleteN/AIn StockSOIC8#Reel119.1mm²1.27mm4.9 x 3.9 x 1.53000#0Yese3 Sn0 to 70°C
621NILFTObsoleteN/AOut of StockVFQFPN8#Reel14mm²0.5mm2.0 x 2.0 x 1.03000#0Yese3 Sn-40 to 85°C
621NLFTObsoleteN/AOut of StockVFQFPN8#Reel14mm²0.5mm2.0 x 2.0 x 1.03000#0Yese3 Sn0 to 70°C

Support Communities

  1. Forced break issue of Self-programming RL78

    Hi support team, I noticed that forced break is ignored while using the function "FSL_ChangeInterruptTable". (Occur lockup a debugger.) However, It's possible to break by a hardware or software break-point at RAM or ROM. After calling the function "FSL_RestoreInterruptTable" , forced break is enabled. This seems to ...

    Mar 4, 2016
  2. How to determine which DMA is used by core ThreadX components

    How can I determine which DMA engine is being used by core ThreadX components?  In particular, the http server (NetX) and USBX. Thanks, Rich

    Mar 5, 2016
  3. Include asm code in line on a Synergy project

    Hi everybody, can I include a part of assembler code in a synergy project in line on C code? (cortex m4 assembler)

    Mar 7, 2016
View All Results from Support Communities (125)

Knowledge Base

  1. For IDT clock fanout buffer 621NILFT, where do we connect its exposed pad?

    You can connect the EPAD to ground on the ICS621 DFN package.

    Oct 31, 2016
  2. Is it possible to debug internal processing via PDG V.2 or HEW?

    ... Generator Library are referred to as PDG and RPDL, respectively. The library for debugging supports the following series of the RX family.RX62G, RX62N/621, RX62T, RX630, RX63N/631, RX63T, RX210, and RX220 Open the project in which the PDG is used. Change the RPDL file registered as ...

    Nov 10, 2015
  3. How to check CAN-FD is enabled?

    You can check as follows. root@h3ulcb:~# dmesg|grep canfd [ 1.609038] rcar_canfd e66c0000.can: can_clk rate is 19999999 [ 1.614982] rcar_canfd e66c0000.can: device registered (channel 0) [ 1.621184] rcar_canfd e66c0000.can: can_clk rate is 19999999 [ 1.627085] rcar_canfd e66c0000.can: device ...

    Jul 1, 2022
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?