Renesas Electronics Corporation
Search

9ZXL1251E

Active

12-Output DB1200ZL PCIe Clock Clock Buffer

Order Now

Features

  • LP-HCSL outputs with 85Ω Zout; eliminate 48 resistors, save 82mm² of area
  • PCIe Gen 1–5 compliance
  • 12 OE# pins; hardware control of each output
  • 9 selectable SMBus addresses; multiple devices can share the same SMBus segment
  • Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
  • Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
  • Spread spectrum compatible; tracks spreading input clock for EMI reduction
  • 100MHz and 133.33MHz PLL Mode; UPI and legacy QPI support
  • 9mm x 9mm 64-VFQFPN package; small board footprint
Find Other Products in Application-Specific Clocks
9ZXL04x1-06x1-08x1-12x1 - Block Diagram
9ZXL1251E - Pinout
9ZXL04x1-06x1-08x1-12x1 - Block Diagram
9ZXL1251E - Pinout

Description

The 9ZXL1251E is a second-generation, enhanced-performance DB1200ZL differential buffer. The part is a pin-compatible upgrade to the 9ZXL1251A while offering much-improved phase jitter performance and increased system security features. A fixed external feedback maintains low drift for critical QPI/UPI applications.

Parameters

Attributes Value
Temp. Range (°C) -40 to 85°C

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
VFQFPN 9.0 x 9.0 x 0.9 64 0.5

Applications

  • Servers/High-performance computing
  • nVME storage
  • Networking
  • Accelerators
  • Industrial control

Applied Filters:

Loading
Loading

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family. 

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.

Loading Loading