特長
- Pinout optimized DDR5 RDIMM and LRDIMM PCB layout
- DDR5 server speeds up to 6400MT/s
- Supports power-down modes to conserve server power
- Supports 1-rank/2-rank DIMM configurations
- Supports SDP, DDP, 3DS DRAM types
- Supports up to 16Gb DRAM die
- Provides access to internal control words for configuring device features and adapting to different RDIMM and LRDIMM system applications
- I3C sideband access for asynchronous register access control
- BCOM for LRDIMM data buffer control
- Loopback and pass-through modes
- Package: 8.7 × 13.5 mm, 240-FCBGA
RG5R364 - Block Diagram
説明
The RG5R364 (Gen 3 RCD) is a registering clock driver used on DDR5 RDIMMs. It supports DDR5 server speeds up to 6400 MT/s. Its primary function is to buffer the Command Address (CA) bus, chip selects, and clock between the host controller and the DRAMs.
The RG5R364 contains two separate channels with some common logic such as clocking, but otherwise operate independently of each other. Each channel has a 7-bit double data rate CA bus input, a single parity input, two chip-select inputs, produces two copies of 14-bit single data rate CA bus outputs and two copies of the chip-select outputs. The RCD has a common clock input and PLL, but produces separate clock outputs to the DRAM channels.
パラメータ
| 属性 | 値 |
|---|---|
| Product Type | Registering Clock Driver |
| Function | DDR5 Gen 3.0 Server RCD |
| Application System | Server |
| Input Voltage Range (V) | 1.06 - 1.16 |
パッケージオプション
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| FCCSP | 13.5 x 8.7 x 0.9 | 240 | 0.65 |
アプリケーション
- RDIMM, LRDIMM and NVDIMM modules for Enterprise Servers
- Memory down server motherboards
