パッケージ情報
| Pkg. Type: | CLCC |
| Pkg. Code: | CG36 |
| Lead Count (#): | 36 |
| Pkg. Dimensions (mm): | 9.0 x 9.0 x 2.8 |
| Pitch (mm): | 0.6 |
環境及び輸出分類情報
| Pb (Lead) Free | Yes |
| Moisture Sensitivity Level (MSL) | 1 |
| ECCN (US) | |
| HTS (US) |
製品スペック
| Pkg. Type | CLCC |
| Lead Count (#) | 36 |
| Pb (Lead) Free | Yes |
| Carrier Type | Tube |
| Abs. Pull Range Min. (± PPM) | 120 |
| Core Voltage (V) | 3.3 |
| Feedback Input | No |
| Input Freq (MHz) | 10 - 700 |
| Input Type | LVCMOS, LVPECL, LVDS |
| Inputs (#) | 2 |
| Length (mm) | 9 |
| MOQ | 57 |
| Moisture Sensitivity Level (MSL) | 1 |
| Output Banks (#) | 2 |
| Output Freq Range (MHz) | 27.7393 - 27.7393, 138.697 - 138.697, 173.371 - 173.371, 693.483 - 693.483 |
| Output Type | LVPECL |
| Output Voltage (V) | 3.3 |
| Outputs (#) | 2 |
| Package Area (mm²) | 81 |
| Pb Free Category | e4 Au |
| Phase Jitter Max RMS (ps) | 0.5 |
| Phase Jitter Typ RMS (ps) | 0.25 |
| Pitch (mm) | 0.6 |
| Pkg. Dimensions (mm) | 9.0 x 9.0 x 2.8 |
| Prog. Clock | No |
| Qty. per Carrier (#) | 54 |
| Qty. per Reel (#) | 0 |
| Requires Terms and Conditions | Does not require acceptance of Terms and Conditions |
| Tape & Reel | No |
| Temp. Range (°C) | 0 to 70°C |
| Thickness (mm) | 2.8 |
| Width (mm) | 9 |
M2050 に関するリソース
説明
The M2050/51/52/53 is a VCSO (Voltage Controlled SAW Oscillator) based clock PLL designed for FEC clock ratio translation in 10Gb optical systems such as 10GbE 64b/66b. It supports both mapping and de-mapping of 64b/66b encoding and FEC (Forward Error Correction) clock multiplication ratios. The ratios are pin-selected from pre-programming look-up tables.
