Overview

Description

The 9SBV0802 provides two banks of four 1.05V LVCMOS outputs. Each bank has its own input. There are three OE pins. Two OE pins control two outputs each and one OE pin controls four outputs. One 9SBV0802 allows one PCH to easily support four CPU's with point to point routing of the PM signals. Two 9SBV0802 devices allow one PCH to easily support up to eight CPU's with point-to-point routing of the PM signals.
 

Features

  • Eight 1–48MHz 1.05V LVCMOS outputs
  • Additive cycle-to-cycle jitter < 8ps
  • Output-to-output skew within a bank < 50ps
  • Output-to-output skew between banks < 100ps
  • 1.8V power supply, 15mW typical power consumption
  • Three OE pins
  • 1.05V LVCMOS inputs with VREF pin
  • Space saving 4 x 4 mm 20-VFQFPN

Documentation

Title Type Date
PDF289 KB
Datasheet
PDF146 KB
Application Note
PDF495 KB
Application Note
PDF442 KB
Application Note
PDF565 KB
Application Note
PDF217 KB
Overview
PDF252 KB
Overview
PDF1.83 MB
Overview
PDF734 KB
Product Change Notice
PDF728 KB
Product Change Notice
PDF2.97 MB
Product Change Notice
PDF5.71 MB
Product Change Notice
PDF5.61 MB
Product Change Notice
PDF517 KB
Report

Design & Development

Models

Models

Title Type Date
Model - IBIS

Support

Videos & Training

Low-jitter LVCMOS Fanout Clock Buffers by IDT