Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Fourth generation FemtoClock® NG technology
  • Two LVCMOS outputs
  • Each output supports independent frequency selection at 19.44MHz, 77.76MHz, 155.52MHz and 622.08MHz
  • Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, HCSL
  • Accepts input frequencies from 8kHz to 156.25MHz including 8kHz,19.44MHz, 25MHz, 62.5MHz, 77.76MHz, 125MHz, 155.52MHz and 156.25MHz
  • Crystal interface designed for a 27MHz, 10pF crystal
  • Attenuates the phase jitter of the input clock by using a low-cost fundamental mode crystal
  • Customized settings for jitter attenuation and reference tracking using an external loop filter connection
  • FemtoClock NG frequency multiplier provides low jitter, high frequency output
  • Absolute pull range: ±50ppm
  • Power supply noise rejection (PSNR): -55 (typical)
  • FemtoClock NG VCXO frequency: 2488.32MHz
  • RMS phase jitter @ 155.52MHz, using a 27MHz crystal (12kHz '- 20MHz):0.624ps (typical)
  • 3.3V supply voltage
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

Description

The 810N322I-02 device uses Renesas' fourth generation FemtoClock® NG technology for optimal high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The 810N322I-02 is a PLL based synchronous multiplier that is optimized for Ethernet to SONET/PDH clock jitter attenuation and frequency translation. The 810N322I-02 is a fully integrated Phase Locked loop utilizing a FemtoClock NG Digital VCXO that provides the low jitter, high frequency SONET/PDH output clock that easily meets OC-48 jitter requirements. This VCXO technology simplifies PLL design by replacing the pullable crystal requirement of analog VCXOs with a fixed 27MHz generator crystal. Jitter attenuation down to 9Hz is provided by an external loop filter. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The device requires the use of an external, inexpensive fundamental mode 27MHz crystal. The device is packaged in a space-saving 32-VFQFN package and supports commercial temperature range.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
810N322BKI-02LFObsoleteN/AOut of StockVFQFPN32#Tray30490#Yese3 Sn-40 to 85°C
810N322BKI-02LFTObsoleteN/AOut of StockVFQFPN32#Reel32500#0Yese3 Sn-40 to 85°C
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?