Overview
Description
The 71V424 3.3V CMOS SRAM is organized as 512K x 8. All bidirectional inputs and outputs of the 71V424 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.
Features
- JEDEC Center Power/GND pinout for reduced noise
- Equal access and cycle times
- Commercial and Industrial: 10/12/15ns
- Single 3.3V power supply
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly
- TTL-compatible
- Low power consumption via chip deselect
- Available in 36-pin, 400 mil plastic SOJ and 44-pin, 400 mil TSOP packages
Comparison
Applications
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.
Product Options
Applied Filters:
Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Support Communities
-
71V424S15YGI marking
Hi Team, We found that the datasheet on your web is 21+ version, may i get the datasheet for 2017 version. Now we find that the marking of 2022 is different from the marking of 2017. Best regards Janus
Oct 31, 2024 -
关于71V424S10PHGI测试，上到我们设备后，部分器件会报故障，部分不会报，我想要关于这个芯片的测试方法？
您好，本人通过得捷采购135个71V424S10PHGI
Oct 12, 2024