Skip to main content

Overview

Description

The 70261 is a high-speed 16K x 16 Dual-Port Static RAM designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Features

  • True Dual-Ported memory cells which allow simultaneous
  • access of the same memory location
  • Separate upper-byte and lower-byte control for multiplexed bus compatibility
  • 70261 easily expands data bus width to 32 bits or more
  • Busy and Interrupt Flags
  • On-chip port arbitration logic
  • Full on-chip hardware support of semaphore signaling between ports
  • Fully asynchronous operation from either port
  • TTL-compatible, single 5V (±10%) power supply
  • Available in 100-pin TQFP package
  • Industrial temperature range (-40OC to +85OC) is available

Comparison

Applications

Documentation

Design & Development

Models

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.

Diagram of ECAD Models

Models

Type Title Date
Model - SPICE Log in to Download TAR 48 KB
Model - IBIS ZIP 13 KB
2 items

Product Options

Applied Filters:

Support

Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse FAQs

FAQs

Browse our knowledge base of common questions and answers.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?

Support Communities

  1. Confirm Memory Detail of 70261L15PFG

    Hi,As I will be taping out a chip recently, I want to confirm some details with your team regarding the SRAM Verilog behavioral model file you provided. verilog_model.zipThe product I purchased is 70261L15PFG (https://www.mouser.tw/ProductDetail/), and you previously informed me ...

    Dec 9, 2024
  2. Verilog model for the 70261 (16Kx16)

    Dear Renesas Team, Could you provide me with the Verilog behavior model for 70261 SRAM?Thanks! Best Regards,Jason Shih [locked by: Michael Quirk at 15:19 (GMT 0) on 14 Aug 2024]

    Jul 30, 2024
  3. Problem using DA14681 ble sdk with custom OS

    Hello, I am posting in this forum because I could not find any section dedicated to the DA14681. I am currently testing a DA14681 devkit and have been trying to integrate the ble code provided in the SDK with a different operating system than the default provided (FreeRTOS). I am ...

    Jun 22, 2016
View All Results from Support Communities (4)