Skip to main content
OC-48 Precision Clock Generator

Package Information

Lead Count (#) 28
Pkg. Type VFQFPN
Pkg. Code NLG28
Pitch (mm) 0.65
Pkg. Dimensions (mm) 6.0 x 6.0 x 0.85

Environmental & Export Classifications

Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390000
Moisture Sensitivity Level (MSL) 3

Product Attributes

Pkg. Type VFQFPN
Lead Count (#) 28
Pb (Lead) Free Yes
Carrier Type Tray
Core Voltage (V) 3.3, 2.5
Feedback Input No
Hitless Protection Yes
Input Freq (MHz) 19.4 - 20.9, 38.8 - 41.7, 77.7 - 83.4, 155.5 - 167, 311 - 334, 622 - 667
Input Type LVPECL, LVDS, LVCMOS, LVTTL
Inputs (#) 2
Length (mm) 6
MOQ 35
Moisture Sensitivity Level (MSL) 3
Output Banks (#) 2
Output Freq Range (MHz) 155.5 - 166.6, 622 - 666.5
Output Signaling LVPECL
Output Skew (ps) 20
Output Type LVPECL
Output Voltage (V) 3.3, 2.5
Outputs (#) 2
Package Area (mm²) 36.0
Pb Free Category e3 Sn
Phase Jitter Max RMS (ps) 3.400
Phase Jitter Typ RMS (ps) 1.200
Pitch (mm) 0.65
Pkg. Dimensions (mm) 6.0 x 6.0 x 0.85
Prog. Clock No
Qty. per Carrier (#) 490
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range -40 to +85°C
Thickness (mm) 0.85
Width (mm) 6

Description

The 5T929 generates a high precision FEC (Forward Error Correction) or non-FEC source clock for SONET/SDH systems as well as a source clock for Gigabit Ethernet systems. This device also has clock regeneration capability: it creates a "clean" version of the clock input by using the internal oscillator to square the input clock's rising and falling edges and remove jitter. In the event that the main clock input fails, the device automatically locks to a backup reference clock using a hitless switchover mechanism. This device detects loss of valid CLKIN and leaves the VCO of the PLL at the last valid frequency while an alternate input REFIN is selected. If CLKIN and REFIN are different frequencies, the multiplication factor will be adjusted to retain the same output frequency. The 5T929 can act as a translator from a differential LVPECL, LVDS, or single-ended LVTTL input to LVPECL or LVDS outputs. The 5T929-10 has LVDS outputs and the 5T929-30 has LVPECL outputs. The two modes of output frequency range are controlled by the SELmode. When SELmode is high or low, the QOUT is a multiplied version of the input clock while QREG is a regenerated version of the input clock.