Features
- Pin and function compatible to Cypress W180-03
- Packaged in 8-pin SOIC
- Provides a spread spectrum output clock
- Accepts a clock input and provides same frequency dithered output
- Input frequency of 15 to 28 MHz
- Peak reduction by 7dB - 14dB typical on 3rd - 19th odd harmonics
- Spread percentage selection for -1.25% and -3.75%
- Operating voltage of 3.3 V and 5 V
- Advanced, low-power CMOS process
180-03 - Block Diagram
Description
The 180-03 generates a low EMI output clock from a clock or crystal input. The device uses IDT's proprietary mix of analog and digital Phase Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB. The 180-03 offers down spread selection of -1.25% and -3.75%. Refer to the MK1714-01/02 for the widest selection of input frequencies and multipliers. IDT offers a complete line of EMI reducing clock generators. Consult us when you need to remove crystals and oscillators from your board.
Support Communities
-
Regd. Jlink license
Folks, Purchased a RZ/A1H development board. Received a segger j-link lite debugger along with. Tried flashing the QSPI flash in the development board. The flash was programmed successfully. When we tried another customized board having R7S721001 processor and external QSPI flash, the programming gets failed. Does the ...
Mar 19, 2019
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.
