Overview
Description
The ISL75055SLHEV1Z evaluation board features the ISL75055SLH 3A source and sink DDR terminator/LDO. The board is designed for flexibility to evaluate the ISL75055SLH as a VTT termination rail for Double Data Rate (DDR) memories using a buffered reference to set VDDQ/2 as the voltage reference or as a standard LDO for general-purpose applications using the internal 0.5V voltage reference.
The ISL75055SLH is a rad hard, low-dropout linear regulator designed for powering the VTT rail and VREF supply for DDR memories or as a general-purpose LDO. It is capable of sourcing and sinking 3A of current with 600µV of dead band crossover with separate bias and LDO input rails to minimize internal losses while maintaining accurate output regulation.
Features
- Configurable between DDR mode, using buffered reference, and LDO mode, using internal reference
- On-board load transient generator
- 3A source/sink capability
- Adjustable output voltage, soft-start, output discharge, and overcurrent protection
Applications
Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.