The 8SLVP2106I is a high-performance differential dual 1:6 LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The 8SLVP2106I is characterized to operate from a 3.3V and 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP2106I ideal for those clock distribution applications demanding well-defined performance and repeatability. Two independent buffers with six low skew outputs each are available. The integrated bias voltage generators enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.
Supports case temperature ≤105°C operations
Date | ||
---|---|---|
PDF 917 KB | Datasheet | |
PDF 91 KB | Application Note | |
PDF 728 KB | Product Change Notice | |
PDF 1.99 MB | Application Note | |
PDF 331 KB | Overview | |
PDF 217 KB | Overview | |
PDF 983 KB | Product Change Notice | |
PDF 583 KB | Product Change Notice | |
PDF 322 KB | Application Note | |
PDF 170 KB | Application Note | |
PDF 495 KB | Application Note | |
PDF 442 KB | Application Note | |
PDF 180 KB | Application Note | |
PDF 153 KB | Application Note | |
PDF 120 KB | Application Note | |
PDF 565 KB | Application Note | |
PDF 790 KB | Product Change Notice | |
17 items
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Select an orderable part number:
Orderable Part ID | Sample |
---|---|
8SLVP2106ANLGI | Availability |
Description
Overview of IDT's 8LSVP (LVPECL) and 8SLVD (LVDS) families of low-jitter fanout buffers from IDT. Fanout buffers are a useful building block of many clock trees, providing signal buffering and multiple low-skew copies of the input signal. IDT's high-performance, low additive phase noise, differential clock fan-out buffers offer up to 2 GHz clock operation, low additive phase jitter (12kHz - 20MHz) of 50 to 100 femtoseconds RMS max, fast output rise & fall times (less than 150 ps), and single and dual channel functions (dual: matched propagation delay). Presented by Baljit Chandhoke, Product Marketing Manager at Integrated Device Technology, Inc. To learn more about IDT's industry-leading portfolio of fanout buffers, visit www.idt.com/products/clocks-timing/clock-distribution.
Transcript