Name: 9QXL2001C - 20-Output Enhanced DB2000QL PCIe Clock Buffer
Brand: Renesas Electronics Corporation
SKU: 9QXL2001C - 20-Output Enhanced DB2000QL PCIe Clock Buffer
Price: 3.4742 USD
Availability: InStock

特長

8 OE# pins provide hardware control of 8 outputs
20 SMBus bits allow software control of each output
3-wire side-band interface provides serial control of all 20 outputs at a 25MHz rate
Outputs remain Low/Low when powered up with a floating input clock
Low-Power HCSL (LP-HCSL) outputs reduce device power consumption by 50%
Zo = 85Ω outputs eliminate 80 resistors, saving 130mm² of area
9 selectable SMBus addresses
Spread spectrum compatible
6mm × 6mm dual-row 80-GQFN

特定アプリケーション向けクロック内の他の製品を探す

説明

The 9QXL2001C is a 20-output very-low additive phase jitter fanout buffer for PCIe Gen1 to Gen6 applications. The 9QXL2001C provides two methods to control output enables; standard OE# pins and SMBus enable bits, and a simple 3-wire serial interface (side-band interface) that is independent of the SMBus. The side-band interface is enabled via a hardware strap and operates simultaneously with the OE# pins and SMBus enable bits. It offers integrated terminations for 85Ω transmission lines.

パラメータ

属性	値
Temp. Range (°C)	-40 to 105°C

パッケージオプション

Pkg. Type	Pkg. Dimensions (mm)	Lead Count (#)	Pitch (mm)
VFQFPN	6.0 x 6.0 x 0.85	80	0.5

適用されたフィルター

読込中

フィルター

読込中

フィルター

読込中

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family.

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.

A detailed overview of IDT's full-featured PCI Express (PCIe) clock and timing solutions. The presentation addresses PCIe Gen 1, Gen 2, Gen 3, and Gen 4 architectures and how IDT's industry-leading solutions provide all the functions, features, and performance required by the application.

Presented by Ron Wade, System Architect at IDT. For more information visit the PCIe clocks page.

The 9ZXL1951D is designed to create clocks for PCI Express Generation 4. This video demonstrates how the reference clock for the 9ZXL1951D does not need to be PCI Express Gen4 compliant. When using the Low Bandwidth mode, the 9ZXL1951D will attenuate jitter so its output clocks still pass PCI Express Gen4, even when the input clock only passes PCI Express Gen3. This is most useful when the clock has spread spectrum modulation because it is very difficult to make a very low noise spreading clock.

Related Resources

A brief overview of the PCI Express common clock (CC) jitter model, and the transfer functions as they relate to the timing PLLs. This model applies to PCI Express (PCIe) Gen 2, Gen 3, Gen 4 and Gen 5. The equations would be slightly different for other PCIe architectures, such as SRIS, SRnS, or data clocked.

Presented by Ron Wade, system architect at IDT (acquired by Renesas). For more information about Renesas's PCIe timing solutions, visit the PCI Express (PCIe) Clocks page.

読込中読込中

Product Selector マイクロコントローラとマイクロプロセッサ

アプリケーション

設計リソース

サポート

サンプル&ご購入

会社情報

言語

9QXL2001C

20-Output Enhanced DB2000QL PCIe Clock Buffer

特長

説明

パラメータ

パッケージオプション

フィルター

フィルター

ソフトウェア／ツール

サンプルコード

シミュレーションモデル