メインコンテンツに移動
ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)

ルネサスのタイミング製品ポートフォリオは、SiTime社により買収されました。

データシート、各種ドキュメント、およびサンプルのご注文につきましては、2026年末まで引き続きRenesas.comにてご利用いただけます。新規設計、製品のご購入、サポート、および製品に関するお問い合わせにつきましては、SiTime.com をご利用いただくか、[email protected]までメールでお問い合わせください。SiTime社への全面的な移行は、2026年末までに完了する見込みです。

Crystal or Differential to Differential Clock Fanout Buffer

パッケージ情報

CADモデル:View CAD Model
Pkg. Type:VFQFPN
Pkg. Code:NBG36
Lead Count (#):36
Pkg. Dimensions (mm):6.0 x 6.0 x 0.75
Pitch (mm):0.5

環境及び輸出分類情報

Moisture Sensitivity Level (MSL)1
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

製品スペック

Lead Count (#)36
Carrier TypeTray
Moisture Sensitivity Level (MSL)1
Qty. per Reel (#)0
Qty. per Carrier (#)490
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Country of AssemblyTAIWAN
Country of Wafer FabricationAUSTRIA
Additive Phase Jitter Typ RMS (fs)34.7
Core Voltage (V)3.3V, 2.5V
Family Name8T39S
FunctionBuffer
Input Freq (MHz)2000
Input TypeCrystal, HCSL, LVDS, LVPECL, HSTL, LVCMOS
Inputs (#)3
Length (mm)6
MOQ490
Output Banks (#)2
Output Freq Range (MHz)2000
Output Skew (ps)32
Output TypeHCSL, LVDS, LVPECL
Output Voltage (V)2.5V, 3.3V
Outputs (#)6
Package Area (mm²)36
Pitch (mm)0.5
Pkg. Dimensions (mm)6.0 x 6.0 x 0.75
Pkg. TypeVFQFPN
Product CategoryClock Buffers & Drivers
Prog. InterfacePin select
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelNo
Thickness (mm)0.75
Width (mm)6

説明

The 8T39S06A is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock. The selected signal is distributed to six differential outputs which can be configured as LVPECL, LVDS, or HCSL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground. It is designed to operate from a 3.3V or 2.5V core power supply, and either a 3.3V or 2.5V output operating supply.