メインコンテンツに移動
8K x 9 DualSync FIFO, 3.3V

パッケージ情報

Lead Count (#) 64
Pkg. Code PNG64
Pitch (mm) 0.8
Pkg. Type TQFP
Pkg. Dimensions (mm) 14.0 x 14.0 x 1.4

環境及び輸出分類情報

Pb (Lead) Free Yes
Moisture Sensitivity Level (MSL) 3
ECCN (US)
HTS (US)

製品スペック

Lead Count (#) 64
Pb (Lead) Free Yes
Carrier Type Tray
Moisture Sensitivity Level (MSL) 3
Country of Assembly Taiwan
Country of Wafer Fabrication Taiwan, United States
Price (USD) 70.10044
Architecture Dual FIFO
Bus Width (bits) 9
Core Voltage (V) 3.3
Density (Kb) 72
Family Name DualSync
I/O Frequency (MHz) 1 - 1
I/O Type 3.3 V LVTTL
Interface Synchronous
Length (mm) 14.0
MOQ 90
Organization 8K x 9
Package Area (mm²) 196.0
Pb Free Category e3 Sn
Pitch (mm) 0.8
Pkg. Dimensions (mm) 14.0 x 14.0 x 1.4
Pkg. Type TQFP
Qty. per Carrier (#) 90
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range 0 to 70°C
Thickness (mm) 1.4
Width (mm) 14.0
掲載 No

説明

The 72V851 is an 8K x 9 dual synchronous FIFO that is functionally equivalent to two 72V251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFO has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation.