概要
説明
The 72V3640 1K x 36 SuperSync II FIFO memory with clocked read and write controls offers flexible Bus-Matching x36/x18/x9 data flow and asynchronous/synchronous translation on the read or write ports. SuperSync II FIFOs are appropriate for network, video, telecommunications, data communications, and other applications that need to buffer large amounts of data and match buses of unequal sizes.
特長
- Pin-to-pin compatible with the higher density 72V361x0
- Up to 166MHz operation of the clocks
- User-selectable asynchronous read and/or write ports (PBGA only)
- User-selectable input and output port bus-sizing
- 5V input tolerant
- Auto power-down minimizes standby power consumption
- Master Reset clears the entire FIFO
- Partial Reset clears the data, but retains programmable settings
- Easily expandable in depth and width
- JTAG port, provided for Boundary Scan function (PBGA only)
- Independent Read and Write clocks
- Available in 128-pin TQFP or 144-pin PBGA packages
- Industrial temperature range (–40 °C to +85 °C) is available
