メインコンテンツに移動
ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation) - 6月はプライド月間として、LGBTQ+の権利や文化、コミュニティについて啓発する世界的な活動月間です

特長

  • Guaranteed Low Skew < 125ps (max)
  • Very low duty cycle distortion
  • High speed propagation delay < 2.5ns. (max)
  • Up to 250MHz operation
  • Very low CMOS power levels
  • 1.5V VDDQ for HSTL interface
  • Hot insertable and over-voltage tolerant inputs
  • 3-level inputs for selectable interface
  • Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface
  • Selectable differential or single-ended inputs and ten single-ended outputs
  • 2.5V VDD
  • Available in TSSOP package

説明

The IDT5T907 2.5V single data rate (SDR) clock buffer is a user-selectable single-ended or differential input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single or differential input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The IDT5T907 can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The IDT5T907 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Core Voltage (V)Input TypeOutput Skew (ps)Output Voltage (V)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
5T907PAGIObsoleteN/AOut of StockTSSOP48#Tube11.8V, 2.5VHSTL, eHSTL, LVCMOS, LVEPECL125ps1.8V, 2.5V039#Yese3 Sn-40 to 85°C
5T907PAGI8ObsoleteN/AOut of StockTSSOP48#Reel12.5VHSTL, LVTTL, LVCMOS, LVPECL25ps2.5V, 1.8V, 1.5V2000#0Yese3 Sn-40 to 85°C