ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)
検索

9ZXL1950D

アクティブ

19-Output DB1900ZL PCIe Zero-Delay/Fanout Clock Buffer

ご購入

特長

  • LP-HCSL outputs with 85Ω Zout; eliminate 76 resistors, save 130mm² of area
  • PCIe Gen 1–5 compliance
  • SMBus OE bits; software control of each output
  • 9 selectable SMBus addresses; multiple devices can share the same SMBus segment
  • Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
  • Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
  • Spread spectrum compatible; tracks spreading input clock for EMI reduction
  • 10mm x 10mm 72-VFQFPN package; small board footprint
プロセッサ・クロックバッファ内の他の製品を探す
9ZXL15x0D-19xxD - Block Diagram
9ZXL1950D - Pinout
9ZXL15x0D-19xxD - Block Diagram
9ZXL1950D - Pinout

説明

The 9ZXL1950D is a second-generation, enhanced-performance DB1900Z-derivative differential buffer. The part is a pin-compatible upgrade to the 9ZXL1950B while offering a much-improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications.

パラメータ

属性 値
Chipset Manufacturer Intel
Clock Spec. DB1900Z v1.7 Derivative
Diff. Outputs 19
Diff. Output Signaling LP-HCSL
Output Enable (OE) Pins 0
Output Freq Range (MHz) -
Diff. Inputs 1
Diff. Input Signaling HCSL
Accepts Spread Spec Input Yes
Power Consumption Typ (mW) 712
Advanced Features Multiple SMBus addresses
App Jitter Compliance PCIe Gen1, PCIe Gen2, PCIe Gen3, PCIe Gen4, QPI, UPI, 25G EDR, IF-UPI, PCIe Gen5, DB2000Q
Package Area (mm²) 100

パッケージオプション

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
VFQFPN 10.0 x 10.0 x 1.0 72 0.5

適用されたフィルター

読込中
読込中

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family. 

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.

読込中 読込中