Features
- PCIe Gen 1–7 compliance
- 2:4 multiplexer or two 2-output buffer options
- Drive both source-terminated and double-terminated loads
- Selectable 34Ω, 85Ω, and 100Ω output impedance
- Power down tolerance (PDT)
- Flexible startup sequencing (FSS)
- Automatic clock parking (ACP)
- Dedicated OE# pins to control group output
- 4mm × 4mm 28-VFQFPN package
RC193xx Block Diagram
Description
The RC19304 is a 2:4 PCIe Gen7 multiplexer that is backward compatible with earlier PCIe generations. The RC19304 provides ultra-low additive jitter and reduced in-to-out delay performance for better design margin and incorporates several features for easier and more robust design.
Parameters
| Attributes | Value |
|---|---|
| Diff. Outputs | 4 |
| Diff. Output Signaling | LP-HCSL |
| Output Freq Range (MHz) | 1 - 400 |
| Diff. Inputs | 1 |
| Power Consumption Typ (mW) | 391 |
| Supply Voltage (V) | 1.8 - 1.8 |
| Output Type | LP-HCSL |
| Battery Backup | No |
| Battery Seal | No |
| CPU Supervisory Function POR | No |
| Crystal Frequency Trimming | No |
| Frequency Out Pin | No |
| Inputs (#) | 1 |
| Input Freq (MHz) | 1 - 400 |
| Adjustable Phase | No |
| Channels (#) | 2 |
| Additive Phase Jitter Typ RMS (fs) | 42.8 |
| Function | Multiplexer |
| Input Type | LVDS, HCSL |
| Output Banks (#) | 2 |
| Core Voltage (V) | 1.8 |
| Output Voltage (V) | 0.8 |
| Product Category | PCI Express Clocks |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 4.0 x 4.0 x 0.9 | 28 | 0.4 |
Applications
- Cloud/High-performance computing
- nVME storage
- Networking
- Accelerators
| Part Number | Status | Samples | Stock | Package | Budgetary Price (USD) | Lead Count (#) | Carrier Type | Moisture Sensitivity Level (MSL) | Qty. per Reel (#) | Qty. per Carrier (#) | Pb (Lead) Free | Pb Free Category | Temp. Range (°C) | Country of Assembly | Country of Wafer Fabrication |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| RC19304A001GNL#BB0 | Active | Available | Out of Stock | VFQFPN | 1ku | $2.15 | 28# | Tray | 1 | 0 | 490# | Yes | e3 Sn | -40 to 105°C | TAIWAN | SINGAPORE |
| RC19304A001GNL#KB0 | Active | N/A | Out of Stock | VFQFPN | 1ku | $2.15 | 28# | Reel | 1 | 2500# | 0 | Yes | e3 Sn | -40 to 105°C | TAIWAN | SINGAPORE |
| RC19304AGNL#BB0 | Active | Available | Out of Stock | VFQFPN | 1ku | $2.15 | 28# | Tray | 1 | 0 | 490# | Yes | e3 Sn | -40 to 105°C | TAIWAN | SINGAPORE |
| RC19304AGNL#KB0 | Active | N/A | Out of Stock | VFQFPN | 1ku | $2.15 | 28# | Reel | 1 | 2500# | 0 | Yes | e3 Sn | -40 to 105°C | TAIWAN | SINGAPORE |
Loading
Filters
Applied Filters
Log in required to subscribe
- Application NotePDF 2.66 MB R31AN0080EU0102 Rev.1.02 Jun 02, 2026AI-generated Summary: Layout recommendations focus on PCIe Buffer/Mux devices across several families, emphasizing optimal PCB layer stack-up, trace sizing, and signal routing. Key points include using microstrip impedance calculations and tools like Polar Instruments for trace design, following common layout rules such as avoiding right-angle bends, and ensuring proper power supply, clocking, EMI-EMC, and thermal layouts. The document provides detailed guidance on signal integrity, current return paths, crosstalk reduction, and EPAD thermal management to enhance PCIe timing device performance.
- DatasheetRC193xx DatasheetRECOMMENDEDPDF 766 KB R31DS0210EU0106 Rev.1.06 May 11, 2026The RC193xx (RC19302, RC19304, RC19308) ultra-high performance clock muxes support PCIe Gen 1-7, and provide a Loss-Of-Signal (LOS) output for system monitoring and redundancy. The devices also incorporate Power Down Tolerance (PDT), Flexible Power Sequencing (FPS), and Automatic Clock Parking (ACP) features, easing system design. They can drive both source-terminated and double-terminated loads, operating up to 400MHz. This document describes the main design and operational characteristics for RC193xx devices, including pin information, specifications, applications information, and packaging.
- Application NotePDF 431 KB 7WDXRDKU4E7E-5-59216 Dec 06, 2023
- White PaperPDF 1.35 MB 7WDXRDKU4E7E-6-61930 Aug 05, 2020As PCIe data rates increase and jitter budgets tighten, accurately measuring reference clock jitter becomes more challenging. This paper examines how intrinsic jitter in test setups impacts measurement accuracy and compares results from Phase Noise Analyzers and digital sampling oscilloscopes. It also explores methods to isolate and correct for intrinsic jitter using noiseless PCIe Gen5 clock sources and real-world components such as fan-out buffers and clock generators.
- Application NotePDF 235 KB 7WDXRDKU4E7E-5-58851 Apr 08, 2015
- Application NotePDF 495 KB 7WDXRDKU4E7E-5-57312 May 12, 2014
- Application NotePDF 442 KB 7WDXRDKU4E7E-5-57298 May 08, 2014
- Application NotePDF 160 KB 7WDXRDKU4E7E-5-57287 May 06, 2014
- Application NotePDF 1.99 MB 7WDXRDKU4E7E-5-57242 Mar 01, 2022
- DatasheetRC193xx DatasheetRECOMMENDEDPDF 766 KB R31DS0210EU0106 Rev.1.06 May 11, 2026The RC193xx (RC19302, RC19304, RC19308) ultra-high performance clock muxes support PCIe Gen 1-7, and provide a Loss-Of-Signal (LOS) output for system monitoring and redundancy. The devices also incorporate Power Down Tolerance (PDT), Flexible Power Sequencing (FPS), and Automatic Clock Parking (ACP) features, easing system design. They can drive both source-terminated and double-terminated loads, operating up to 400MHz. This document describes the main design and operational characteristics for RC193xx devices, including pin information, specifications, applications information, and packaging.
Recommended Documents (1)
- DatasheetRC193xx DatasheetRECOMMENDEDPDF 766 KB R31DS0210EU0106 Rev.1.06 May 11, 2026The RC193xx (RC19302, RC19304, RC19308) ultra-high performance clock muxes support PCIe Gen 1-7, and provide a Loss-Of-Signal (LOS) output for system monitoring and redundancy. The devices also incorporate Power Down Tolerance (PDT), Flexible Power Sequencing (FPS), and Automatic Clock Parking (ACP) features, easing system design. They can drive both source-terminated and double-terminated loads, operating up to 400MHz. This document describes the main design and operational characteristics for RC193xx devices, including pin information, specifications, applications information, and packaging.
Datasheets (1)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
- Application NotePDF 2.66 MB R31AN0080EU0102 Rev.1.02 Jun 02, 2026AI-generated Summary: Layout recommendations focus on PCIe Buffer/Mux devices across several families, emphasizing optimal PCB layer stack-up, trace sizing, and signal routing. Key points include using microstrip impedance calculations and tools like Polar Instruments for trace design, following common layout rules such as avoiding right-angle bends, and ensuring proper power supply, clocking, EMI-EMC, and thermal layouts. The document provides detailed guidance on signal integrity, current return paths, crosstalk reduction, and EPAD thermal management to enhance PCIe timing device performance.
- Application NotePDF 431 KB 7WDXRDKU4E7E-5-59216 Dec 06, 2023
- Application NotePDF 1.99 MB 7WDXRDKU4E7E-5-57242 Mar 01, 2022
- White PaperPDF 1.35 MB 7WDXRDKU4E7E-6-61930 Aug 05, 2020As PCIe data rates increase and jitter budgets tighten, accurately measuring reference clock jitter becomes more challenging. This paper examines how intrinsic jitter in test setups impacts measurement accuracy and compares results from Phase Noise Analyzers and digital sampling oscilloscopes. It also explores methods to isolate and correct for intrinsic jitter using noiseless PCIe Gen5 clock sources and real-world components such as fan-out buffers and clock generators.View More (10)
Application Notes & White Papers (10)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
Schematics & Design Files (1)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
Marketing Collateral (1)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
Loading
Filters
Applied Filters
Software & Tools
Filter by Type
Filter by Provider
Sample Code
Filter by Application
Filter by Function
Filter by Compiler
Filter by IDE
Simulation Models
Partner Solutions
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
Software & Tools (1)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
Simulation Models (2)
No Results Found.
Check Spelling
Make sure all keywords are spelled correctly.
Make sure all keywords are spelled correctly.
Adjust Keywords
Try fewer, different, or more general terms to vary your search.
Try fewer, different, or more general terms to vary your search.
Review Filters
If you have filters applied, consider deselecting some to broaden your results.
If you have filters applied, consider deselecting some to broaden your results.
Need help?
- Search our extensive knowledgebase, designed to help customers with their FAQs.
- Get help from our expert Renesas technical staff and community on our support forums.
The RC family consists of PCIe Gen7 clock buffer and multiplexer solutions, providing the industry's smallest and most compact footprint.
A detailed overview of IDT's full-featured PCI Express (PCIe) clock and timing solutions. The presentation addresses PCIe Gen 1, Gen 2, Gen 3, and Gen 4 architectures and how IDT's industry-leading solutions provide all the functions, features, and performance required by the application.
Presented by Ron Wade, System Architect at IDT. For more information visit the PCIe clocks page.
A brief overview of the PCI Express common clock (CC) jitter model, and the transfer functions as they relate to the timing PLLs. This model applies to PCI Express (PCIe) Gen 2, Gen 3, Gen 4 and Gen 5. The equations would be slightly different for other PCIe architectures, such as SRIS, SRnS, or data clocked.
Presented by Ron Wade, system architect at IDT (acquired by Renesas). For more information about Renesas's PCIe timing solutions, visit the PCI Express (PCIe) Clocks page.
This video compares PCIe Gen3–7 common clock jitter filters with a typical 12kHz to 20MHz plot to highlight the differences in filtering approaches.
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.
