Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
VCSO Based Clock PLL

Package Information

Pkg. Type:CLCC
Pkg. Code:CG36
Lead Count (#):36
Pkg. Dimensions (mm):9.0 x 9.0 x 2.8
Pitch (mm):0.6

Environmental & Export Classifications

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)1

Product Attributes

Pkg. TypeCLCC
Lead Count (#)36
Pb (Lead) FreeYes
Carrier TypeTube
Abs. Pull Range Min. (± PPM)50
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)10 - 700
Input TypeLVCMOS, LVPECL, LVDS
Inputs (#)2
Length (mm)9
MOQ57
Moisture Sensitivity Level (MSL)1
Output Banks (#)2
Output Freq Range (MHz)19.44 - 19.44, 77.76 - 77.76, 155.52 - 155.52, 622.08 - 622.08
Output TypeLVPECL
Output Voltage (V)3.3
Outputs (#)2
Package Area (mm²)81
Pb Free Categorye4 Au
Phase Jitter Max RMS (ps)0.5
Phase Jitter Typ RMS (ps)0.25
Pitch (mm)0.6
Pkg. Dimensions (mm)9.0 x 9.0 x 2.8
Prog. ClockNo
Qty. per Carrier (#)54
Qty. per Reel (#)0
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelNo
Temp. Range (°C)-40 to 85°C
Thickness (mm)2.8
Width (mm)9

Description

The M2020/21 is a Voltage Controlled SAW Oscillator (VCSO) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting 2.5GB to 10GB data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M2020/21 module includes a proprietary Surface Acoustic Wave (SAW) delay line as part of the VCSO. This results in a high-frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.