Overview
Design & Development
Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
FAQs
-
What causes IIC bus transfer rate master transmit/receive operation?
The pull-up resistance of the board may be so high that the SCL rise time is over the limit for the IIC bus. This would trigger the bit synchronization circuit. Therefore, please revise your pull-up resistance to make SCL rise time, within the MCU's permissible current range ...
Mar 19, 2008