Features
- 1 - 0.7V HCSL differential CPU pair @ 100MHz default
- 1 - 0.7V HCSL differential DOT 96MHz pair
- 6 - 50MHz 3.3V LVTTL outputs
- 2 - 125MHz 3.3V LVTTL outputs
- 1 - 33.33MHz 3.3V LVTTL output
- 2 - 25MHz REF 3.3V LVTTL outputs
- 1 - 32.768KHz 3.3V LVTTL output
- 2 - Selectable SMBus addresses
9FGP204 - Block Diagram
Description
The 9FGP204 is a peripheral clock for Intel Servers. It is driven with a 25MHz crystal. An SMBus interface allows full control of the device.
Parameters
| Attributes | Value |
|---|---|
| Power Consumption Typ (mW) | 673 |
| Supply Voltage (V) | 3.3 - 3.3 |
| Output Type | HCSL, LVTTL |
| Xtal Freq (MHz) | 25 - 25 |
| Diff. Termination Resistors | 8 |
| Package Area (mm²) | 36 |
| Battery Backup | No |
| Battery Seal | No |
| CPU Supervisory Function POR | No |
| Crystal Frequency Trimming | No |
| Frequency Out Pin | No |
| Function | Clock Generator |
| Product Category | Processor Clock Generators |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 6.0 x 6.0 x 0.9 | 40 | 0.5 |
Support Communities
-
Alternate Suggestion for 9FGP204 CK-MNG+ Peripheral Synthesizer for Intel Servers
Hi all, We are using "9FGP204" CK-MNG+ Peripheral Synthesizer for Intel Servers in our design. However our operating temperature range is between -40 and +85 degree. Could you please help to suggest similar (If possible Pin to pin solution) products? Appreciate if you can share it on priority. Thanks ...
Feb 27, 2023 -
Layout recommendations for the 9FGP204BKLFT.
Need your help on 9FGP204BKLFT. Do you have Layout & PCB Design recommendation application notes?
May 21, 2024
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.
