Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • 9 LVHSTL outputs
  • Redundant differential CLK0, nCLK0 and CLK1, nCLK1 inputs
  • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
  • Maximum output frequency: 500MHz
  • Output skew: 50ps (maximum)
  • Part-to-Part skew: 250ps (maximum)
  • Propagation delay: 1.6ns (maximum)
  • VOH = 1V (maximum)
  • 3.3V core, 1.8V output operating supply voltages
  • -40 °C to 85 °C ambient operating temperature

Description

The 8521I-03 is a low skew, 1-to-9 differential-to-LVHSTL fanout buffer. The device has two selectable clock inputs. Redundant clock pairs, CLK0, nCLK0 and CLK1, nCLK1 can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/de-assertion of the clock enable pin.

Guaranteed output skew and part-to-part skew characteristics make the 8521I-03 ideal for today’s most advanced applications, such as IA64 and static RAMs.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
8521AYI-03LNObsoleteN/AIn StockTQFP32#Tray30250#Yese3 Sn-40 to 85°C
8521AYI-03LNTObsoleteN/AOut of StockTQFP32#Reel32000#0Yese3 Sn-40 to 85°C
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?