Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Typical tSK(o) (output skew) < 250ps
  • ESD > 2000V per MIL-STD-883, Method 3015
  • > 200V using machine model (C = 200pF, R = 0)
  • VCC = 3.3V ± 0.3V, normal range
  • VCC = 2.7V to 3.6V, extended range
  • CMOS power levels (0.4µW typ. static)
  • All inputs, outputs, and I/O are 5V tolerant
  • Available in a 48-pin TSSOP package

Description

The 74LVCH162374A 16-bit high-speed, low-power edge-triggered D-type flip-flop is ideal for use as a buffer register for data synchronization and storage. It can operate as two 8-bit registers or one 16-bit register with a common clock. All pins of the 74LVCH162374A can be driven from either 3.3V or 5V devices which allows the use of this device as a translator in a mixed 3.3V/5V supply system. The 74LVCH162374A has "bus-hold" which prevents floating inputs and eliminates the need for pull-up/down resistors. The 74LVCH162374A operates at -40 °C to +85 °C.

Parameters

AttributesValue
FunctionFlip-flop
Pkg. CodePAG48
Temp. Range (°C)-40 to 85°C
Bus Width (bits)16
Core Voltage (V)3.3
Output Type3-state
Speed GradeA

Package Options

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
TSSOP12.5 x 6.1 x 1.0480.5
Part NumberStatusSamplesStockPackageBudgetary Price (USD)Lead Count (#)Temp. GradePb (Lead) FreeCarrier TypeMoisture Sensitivity Level (MSL)Country of AssemblyCountry of Wafer Fabrication
74LVCH162374APAGActiveAvailableIn StockTSSOP1ku | $1.2348#CYesTube1TAIWANTAIWAN, USA
74LVCH162374APAG8ActiveN/AIn StockTSSOP1ku | $1.2348#CYesReel1TAIWANTAIWAN, USA
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?