Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

74FCT3807S

Low Skew 1 to 10 Clock Buffer

Features

Low additive phase jitter RMS: 50fs
Low skew outputs (50ps)
Packaged in 20-pin TSSOP, SSOP, QSOP, and QFN packages, Pb (lead) free
Operating voltages of 1.8V to 3.3V
Input/Output clock frequency up to 200MHz
Advanced, low-power CMOS process
Extended temperature range: -40 °C to +105 °C

Find Other Products in Clock Distribution

74FCT3807S Block Diagram

74FCT3807S Pinout - TSSOP, SSOP, QSOP

74FCT3807S Pinout - QFN

74FCT3807S Pinout - QFN

Description

The 74FCT3807S is a low skew, single input to ten output, LVCMOS clock buffer that offers a best-in-class additive phase jitter of sub 50fs.

Parameters

Attributes	Value
Temp. Range (°C)	-40 to 85°C
Product Category	Clock Buffers & Drivers

Package Options

Pkg. Type	Pkg. Dimensions (mm)	Lead Count (#)	Pitch (mm)
QSOP	8.7 x 3.8 x 1.47	20	0.64
SSOP	7.2 x 5.3 x 1.73	20	0.65
TSSOP	6.5 x 4.4 x 1.0	20	0.65
VFQFPN	3.0 x 3.0 x 1.0	20	0.4

Applied Filters:

Loading Loading