Features
- 25ns parallel port access time, 35ns cycle time
- 50MHz serial output shift rate
- Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- Dual-Port zero fall-through architecture
- Available in 28-pin 300 mil plastic DIP and 28-pin SOIC
- Industrial temperature range (–40C to +85C)
72125 - Block Diagram
Description
The 72125 is a 1K x 16 dedicated, parallel-to-serial FIFOs. The ability to buffer wide word widths (x16) make this FIFO ideal for laser printers, FAX machines, local area networks (LANS), video storage and disk/tape controller applications. Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.
Support Communities
-
I can't program SPI flash with UART by SmartSnippets
Hi, I would like to program SPI flash with UART by SmartSnippets, but I can't. (SDK:5.0.4, SmartSnippets:v3.8) *I can program SPI flash with "JTAG". Please tell me how to solve this problem. SPI interface P0_0:SCK P0_3:CS P0_5:MISO P0 ...
Dec 6, 2016
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.
