Features
- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- Versatile control for write: separate write control for lower
- and upper byte of each port
- easily expands data bus width to 32 bits or more using SLAVE
- On-chip port arbitration logic
- BUSY input
- Fully asynchronous operation from either port
- Battery backup operation–2V data retention
- TTL-compatible
- single 5V (±10%) power supply
- Available in 68-pin ceramic PGA, Flatpack, PLCC and 100-pin TQFP packages
- Industrial temperature range (–40C to +85C) is available
Description
Parameters
| Attributes | Value |
|---|---|
| Core Voltage (V) | 5 |
| Bus Width (bits) | 16 |
| Density (Kb) | 32 |
| Pkg. Code | PLG68 |
| Interface | Async |
| I/O Type | 5.0 V TTL |
| Access Time (ns) | 20 |
| Temp. Range (°C) | 0 to 70°C |
| Architecture | Dual-Port |
| Organization | 2K x 16 |
| Function | Busy, Slave |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| PLCC | 24.0 x 24.0 x 3.63 | 68 | 1.27 |
Support Communities
-
DSPS_HOST makes DSPS_SLAVE sleep
Hi Dialog Q1 : I am using DSPS project , i want my DSPS_HOST makes DSPS_DEVICE into sleep and wake up from sleep , how to do this ?? Q2 : i am having DSPS_DEVICE code running in multiple BLE devices , when DSPS_HOST scans , does scan data consist all available BLE ...
Oct 4, 2016 -
About downloading the code to DA14580
Hi MT_Dialog, I would like to load the DSPS program into the DA14580 so that it can be a standalone device. However, there are two issues: 1) When I clicked download, it says Error: Flash Download failed - "Cortex-M0". I have already update all the Cortex-M0 pack in ...
Oct 12, 2016 -
AI Demo- RZ/V2L
Hi, We are trying to run the AI demo given in link "https://renesas-rz.github.io/rzv_ai_sdk/latest/" . This has kernel version "5.10.175", but we are testing our RZ/V2L platform in "5.10.184" kernel version. Can you ...
Mar 19, 2024
Support Communities
