Features
- 20-pin TSSOP/VFQFPN packages; small board footprint
- Spread-spectrum capable; reduces EMI
- Outputs can be terminated to LVDS; can drive a wider variety of devices
- Power down pin; greater system power management
- OE control pin; greater system power management
- Spread% and frequency pin selection; no software required to configure device
- Industrial temperature range available; supports demanding embedded applications
- Cycle-to-cycle jitter <100 ps
- Output-to-output skew <50 ps
- PCIe Gen2 phase jitter <3.0ps RMS
- PCIe Gen3 phase jitter <1.0ps RMS
5V41236 - Block Diagram
Description
The 5V41236 is a PCIe Gen2/3 compliant spread-spectrum-capable clock generator. The device has 4 differential HCSL outputs and can be used in communication or embedded systems to substantially reduce electro-magnetic interference (EMI). The spread amount and output frequency are selectable via select pins.
Parameters
| Attributes | Value |
|---|---|
| Diff. Outputs | 4 |
| App Jitter Compliance | PCIe Gen1, PCIe Gen2, PCIe Gen3 |
| Outputs (#) | 4 |
| Output Type | HCSL |
| Output Freq Range (MHz) | 100 - 100, 200 - 200 |
| Input Freq (MHz) | 25 - 25 |
| Inputs (#) | 1 |
| Input Type | Crystal, LVCMOS |
| Output Banks (#) | 1 |
| Core Voltage (V) | 3.3 |
| Output Voltage (V) | 0.7 |
| Product Category | PCI Express Clocks |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| TSSOP | 6.5 x 4.4 x 1.0 | 20 | 0.65 |
Support Communities
-
Requesting Datasheet of Clock Generator
Dear Renesas Team, I am not found the datasheet of the below clock generator. P/N : IDT5V41236PGG Kindly, share the datasheet as soon as possible. Regards, Sandhiya
Aug 8, 2025
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Knowledge Base
Browse our knowledge base for helpful articles, FAQs, and other useful resources.
