Skip to main content
3.3V Zero Delay Clock Buffer

Package Information

Lead Count (#) 16
Pkg. Type SOIC
Pkg. Code DCG16
Pitch (mm) 1.27
Pkg. Dimensions (mm) 9.9 x 3.9 x 1.5

Environmental & Export Classifications

Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390000
Moisture Sensitivity Level (MSL) 3

Product Attributes

Pkg. Type SOIC
Lead Count (#) 16
Pb (Lead) Free Yes
Carrier Type Reel
Accepts Spread Spec Input No
C-C Jitter Max P-P (ps) 200
Core Voltage (V) 3.3
Input Freq (MHz) 10 - 133
Length (mm) 9.9
MOQ 2500
Moisture Sensitivity Level (MSL) 3
Multiply/Divide Value 1.00000
Output Banks (#) 2
Output Freq Range (MHz) 10 - 133
Output Skew (ps) 250
Output Type CMOS, TTL
Output Voltage (V) 3.3
Outputs (#) 9
Package Area (mm²) 38.6
Pb Free Category e3 Sn
Pitch (mm) 1.27
Pkg. Dimensions (mm) 9.9 x 3.9 x 1.5
Qty. per Carrier (#) 0
Qty. per Reel (#) 2500
Reel Size (in) 13
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Temp. Range 0 to 70°C
Thickness (mm) 1.5
Width (mm) 3.9

Description

The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT2309B is a 16-pin version of the IDT2305B. The IDT2309B accepts one reference input, and drives two banks of four low skew clocks. The -1H version of this device operates at up to 133MHz frequency and has higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2309B enters power down, and the outputs are tri-stated. In this mode, the device will draw less than 25?A. The IDT2309B is characterized for both Industrial and Commercial operation.