The SH7706 incorporates the 32-bit SH-3 CPU. This is the Slim version of the SH7709S and has 176 pins package.

Applications

  • Home

Product Options

Loading products for parametric search...

Product Options

Download Toggle Controls Full Screen Reset
PLP CPU Bit Size Program Memory (KB) Data Flash (KB) RAM (KB) Lead Count (#) Supply Voltage (V) Operating Freq (Max) (Mhz) CAN (ch) I/O Ports Timer ADC DAC USB DMA Ethernet RTC LVD Human Machine Interface Temp. Range Buy / Sample
HD6417706F133V
Active
Pkg. Info
Env. Documentation
 2025 Mar SH-3 32 0 0 0 176 3 - 3.6 133 72 16-bit x 1-ch, 32-bit x 3-ch 10-bit x 4-ch 8-bit x 2-ch Yes No 1 -20 to 75°C

Documentation & Downloads

Title Other Languages Type Format File Size Date
User Guides & Manuals
RX Development Environment Migration Guide Migration from SuperH Family to RX Family (IDE ed.) (High-performance Embedded Workshop to CS+) – Guide PDF 1007 KB
RH850 Development EnvironmentMigration Guide Migration from SuperH Family Compiler to RH850 Family Compiler (Building Guide) 日本語 Guide PDF 1.30 MB
RH850 Development Environment Migration Guide Migration from SuperH Family Compiler to RH850 Family Compiler (Coding / Option Guide) 日本語 Guide PDF 352 KB
SH7706 Group Hardware Manual 日本語 Manual PDF 4.19 MB
SH-3/SH-3E/SH3-DSP Software Manual – Manual PDF 3.24 MB
Application Notes & White Papers
CAN Controller Usage: Applications and Frequently Asked Questions – Application Note PDF 1.81 MB
Compiler Package Application Note: The application guide of Call Walker 日本語 Application Note PDF 243 KB
Compiler Package Application Note: STL V.1.00.00 Lists of Supported Functions – Application Note PDF 280 KB
Compiler Package Application Note: STL V.1.00.00 User's Manual – Application Note PDF 478 KB
Perl Script to Convert S-Record Data to a C Structure 日本語, 简体中文 Application Note PDF 632 KB
Example of Using User Boot Mode of Renesas 0.18um Flash Devices with Xmodem Data Transfer – Application Note PDF 135 KB
Utility To Convert S-Record Data To A C-Structure – Application Note PDF 255 KB
Flash Memory Programming Routines – Application Note PDF 456 KB
A Sprintf Function Implementation for Smaller ROM/RAM – Application Note PDF 163 KB
SuperH C/C++ Compiler Package Application Note – Application Note PDF 5.54 MB
Serial EEPROM of HN58X25xxx Series Control Using Clock Synchronous SCI of Renesas SH – Application Note PDF 189 KB
HI Series RTOS Application Note – Application Note PDF 3.03 MB
SH7000 Series Multi-Bit Shift of 32-Bit Data (Arithmetic Right Shift) APPLICATION NOTE 日本語 Application Note PDF 183 KB
SH7000 Series Find First 1 in 32-Bit Data APPLICATION NOTE 日本語 Application Note PDF 168 KB
SH7000 Series Block Transfer (4 Bytes Not Aligned) APPLICATION NOTE – Application Note PDF 204 KB
SH7000 Series Multi-Bit Shift of 32-Bit Data (Logical Right Shift) APPLICATION NOTE 日本語 Application Note PDF 172 KB
SH7000 Series Block Transfer (4 Bytes Aligned) APPLICATION NOTE 日本語 Application Note PDF 206 KB
SH7000 Series Multi-Bit Shift of 32-Bit Data (Logical Left Shift) APPLICATION NOTE 日本語 Application Note PDF 171 KB
High-performance Embedded Workshop Tcl/Tk Application Note – Application Note PDF 1.43 MB
SH-3. SH3-DSP SDRAM Interface Application Note (SH7709S/SH7729R/SH7706/SH7727) – Application Note PDF 536 KB
PCNs & PDNs
Unification of a JEDEC tray and a embossed carrier tape for LQFP package (Additional Information & Correction) 日本語 Product Change Notice PDF 4.86 MB
Unification of a JEDEC tray and a embossed carrier tape for LQFP package 日本語 Product Change Notice PDF 3.74 MB
Unification of a JEDEC tray and a embossed carrier tape for LQFP package 日本語 Product Change Notice PDF 1.46 MB
Downloads
- Sample codes for RX Compiler Package Application Notes: Sample Project RX Migration Guide, SuperH Edition – Sample Code ZIP 485 KB
- STL V.1.00.00 Sample Code – Sample Code ZIP 277 KB
- Renesas MCU Perl Script to Convert S-Record Data to a C Structure – Sample Code ZIP 613 KB
- タイマA動作(ワンショットタイマモード、外部トリガ) – Sample Code ZIP 391 KB
- H8 Family, H8S Family, SuperH RISC Engine Family Example of Using User Boot Mode of Renesas 0.18µm Flash Devices with Xmodem Data Transfer – Sample Code ZIP 2.25 MB
- Renesas MCU Utility To Convert S-Record Data To A C-Structure – Sample Code ZIP 303 KB
- H8 Family, H8S Family, SuperH RISC Engine Family Flash Memory Programming Routines – Sample Code ZIP 425 KB
- A Sprintf Function Implementation for Smaller ROM/RAM – Sample Code ZIP 145 KB
Tool News
[Notes] C/C++ Compiler Package for SuperH Family 日本語 Tool News - Note PDF 225 KB
[Notes] C/C++ Compiler Package for SuperH RISC engine Family 日本語 Tool News - Note PDF 144 KB
[Notes] C/C++ Compiler Package for SuperH RISC engine Family 日本語 Tool News - Note PDF 178 KB
[Notes] High-performance Embedded Workshop Integrated Development Environment 日本語 Tool News - Note PDF 98 KB
[Notes] C/C++ Compiler Package for SuperH RISC engine Family 日本語 Tool News - Note PDF 101 KB
[Notes] C/C++ Compiler Package for SuperH RISC engine Family 日本語 Tool News - Note PDF 104 KB
Other
SuperH platform brochure – Flyer PDF 2.02 MB
Smart Energy Solutions – Brochure PDF 5.42 MB
Renesas Microcomputer SuperH RISC engine Family Selection Guide 日本語 Brochure PDF 1.81 MB
Renesas Semiconductor Lead-Free Packages – Brochure PDF 1.32 MB
info: For device-specific or order-specific documentation, submit a support request.

Software / Tools

Title Type Description Company
C/C++ Compiler Package for SuperH Family Compiler/Assembler C/C++ Compiler package for SuperH RISC engine Family. Simulator debugger and High-performance Embedded Workshop included.
 Renesas
MISRA C Rule Checker SQMlint Compiler/Assembler MISRA C Rule Checker (option)
 Renesas
E10A-USB HS0005KCU01H for H-UDI Interface Emulator E10A-USB emulator not supporting AUD trace function. Renesas
E10A-USB HS0005KCU02H for AUD Trace Function Emulator E10A-USB emulator supporting AUD trace function. Renesas
High-performance Embedded Workshop IDE and Coding Tool Renesas integrated development environment (IDE) (for SuperH, RX, R8C, M32R, M16C, H8SX, H8S, H8, and 740 families).
 Renesas
Simulator Debugger for SuperH Family Simulator Simulator debugger for the SuperH RISC engine family [Support IDE : High-performance Embedded Workshop] (Note: This product is included in Compiler Package and is not available separately.)
 Renesas