Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to SalesClocks@sitime.com. Full transition to SiTime is expected by late 2026.

Features

  • Packaged in 8-pin SOIC (Pb free)
  • Can function as low phase noise x2 multiplier
  • Low skew outputs. One is ÷2 of other
  • Input clock frequency up to 160 MHz at 3.3 V
  • Phase noise of better than -100 dBc/Hz from 1 kHz to 1 MHz offset from carrier
  • Can recover poor input clock duty cycle
  • Output clock duty cycle of 45/55 at 3.3 V
  • High drive strength for >100 MHz outputs
  • Full CMOS clock swings with 25 mA drive capability at TTL levels
  • Advanced, low power CMOS process
  • Operating voltages of 3.0 to 5.5 V

Description

The 571 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced the world standard for these devices in 1992 with the debut of the AV9170, and updated that with the 570. The 571, part of IDT's ClockBlocks™ family, was designed to operate at higher frequencies, with faster rise and fall times, and with lower phase noise. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both outputs, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other. The chip is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to video. By allowing offchip feedback paths, the 571 can eliminate the delay through other devices. The use of dividers in the feedback path will enable the part to multiply by more than two.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
571MLFObsoleteN/AIn StockSOIC8#Tube1097#Yese3 Sn0 to 70°C
571MLFTObsoleteN/AIn StockSOIC8#Reel13000#0Yese3 Sn0 to 70°C

Support Communities

  1. what is an multimaster mode?how is work?

    what is an multimaster mode?how is work?r8c27  r5f21276 will support the multimaster mode?

    Oct 8, 2012
  2. DA14531MOD data collection from analog source and blueetooth transmission to phone for ECG application

    Hi, I am currently working on my final year project for my engineering degree, and I am designing an ECG amplifier which sends data to the DA14531MOD to receive the data on phone or laptop. The main elements of the digital part of my project are the following: sample analog ...

    Nov 21, 2025
  3. How to replace __builtin_ctz() in CC-RH compiler?

    Hello Renesas team, I am using CC-RH  R7F7016844 Controller and I defined: #define SBC_BITPOSITION(mask) (__builtin_ctz(mask)) But CC-RH  shows error: undefined built-in function __builtin_ctz. what to use in alternate of (__builtin_ctz(mask)) in Renesas  CC-RH Compiler .

    Nov 18, 2025
View All Results from Support Communities (170)
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?