The 8V19N880 is a fully integrated FemtoClock® RF Sampling Clock Generator and Jitter Attenuator designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in 4G, 5G and including mmWave radio implementations. The device supports JESD204B (subclass 0 and 1) and JESD204C.

A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for the best possible phase noise characteristics. The second stage PLL locks on the first PLL output signal and synthesizes the target frequency. The second stage PLL can use the internal or an external high-frequency VCO.

The device generates the high-frequency clocks and the low-frequency synchronization signals (SYSREF) from the selected VCO. SYSREF signals are internally synchronized to the clock signals. The integrated signal delay blocks can be used to achieve phase alignment, controlled phase offsets between system reference and clock signals and to align/delay individual output signals. The four redundant inputs are monitored for activity. Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for flexibility.

The device is configured through a 3/4-wire SPI interface and reports lock and signal loss status in internal registers and via the GPIO[1:0] outputs. Internal status bit changes can also be reported via a GPIO output.

For information regarding evaluation boards and material, please contact your local sales representative.


  • High-performance clock RF sampling clock generator and clock jitter attenuator with support for JESD204B/C
  • Low phase noise: -144.7dBc/Hz (800kHz offset; 491.52MHz)
  • Integrated phase noise of 74fs RMS (12kHz–20MHz, 491.52MHz)
  • Dual-PLL architecture with internal and optional external VCO
  • Eight output channels with a total of 18 outputs
  • Configurable integer clock frequency dividers
  • Clock output frequencies: up to 3932.16MHz (internal VCO) and 6GHz (optional external VCO)
  • Differential, low noise I/O
  • Deterministic phase delay and integrated phase delay circuits
  • Redundant input clock architecture with four inputs and monitors, holdover and input switching
  • SPI 3/4 wire configuration interface
  • Supply voltage: 1.8V (core, outputs) and 3.3V (high performance outputs)
  • Package: 100-CABGA (11 × 11 mm²)
  • Temperature range: -40°C to +95°C (board)





PDF 1.05 MB Datasheet
PDF 91 KB Application Note
PDF 413 KB Guide
PDF 1.22 MB End Of Life Notice
PDF 1.15 MB End Of Life Notice
PDF 1.99 MB Application Note
PDF 331 KB Overview
PDF 495 KB Application Note
PDF 115 KB Application Note
PDF 233 KB Application Note
PDF 565 KB Application Note
PDF 438 KB Application Note
12 items

Design & Development

Software & Tools

Software Downloads

Type Date
PDF 1.22 MB End Of Life Notice
PDF 1.15 MB End Of Life Notice
2 items


mmWave 5G 8x8 Phased Array Lab Demonstration

Full demonstration of Renesas mmWave 5G phased array demo panel set up in the lab, including line of sight and non-line of site transmission, the rotating gimbal in our RF anechoic chamber, and beamforming pattern measurements.