メインコンテンツに移動

特長

  • LP-HCSL outputs; eliminate 30 resistors, save 51mm² of area
  • PCIe Gen 1–5 compliance
  • SMBus OE bits; software control of each output
  • 9 selectable SMBus addresses; multiple devices can share the same SMBus segment
  • Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
  • Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
  • Spread spectrum compatible; tracks spreading input clock for EMI reduction
  • 9mm x 9mm 64-VFQFPN package; small board footprint

説明

The 9ZXL1530D is a second-generation enhanced-performance DB1900ZL-derivative differential buffer. The part is a pin-compatible upgrade to the 9ZXL1530B while offering a much-improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications.

パラメータ

属性
Temp. Range (°C) -40 to 85°C

パッケージオプション

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
VFQFPN 9.0 x 9.0 x 0.9 64 0.5

適用されたフィルター