Renesas Electronics Corporation
Search

9QXL2001B

Active

20-Output DB2000QL PCIe Clock Buffer

Order Now

Features

  • Traditional 8 OE# pins allow hardware control of 8 outputs and 20 SMBus bits allow software control of each output
  • Simple 3-wire Side-Band Interface allows real-time control of all 20 outputs
  • Outputs remain Low/Low when powered up with a floating input clock
  • Low-Power HCSL (LP-HCSL) outputs reduce device power consumption by 50%
  • Zo = 85Ω outputs eliminate 80 resistors, saving 130mm2 of area
  • 9 selectable SMBus addresses
  • Spread spectrum compatible
  • 6mm × 6mm dual-row 80-GQFN
Find Other Products in Application-Specific Clocks
9QXL2001B - Block Diagram
9QXL2001B - Pinout
9QXL2001B - Block Diagram
9QXL2001B - Pinout

Description

The 9QXL2001B is a 20-output very-low-additive phase jitter fanout buffer for PCIe Gen 4, Gen 5, and UPI applications. The 9QXL2001B provides two methods to control output enables; standard OE# pins and SMBus enable bits, or a simple 3-wire serial interface that is independent of the SMBus. The OE Control Mode is set via a hardware strap. It offers integrated terminations for 85Ω transmission lines.

Parameters

AttributesValue
Diff. Outputs20
Diff. Output SignalingLP-HCSL
Output Freq Range (MHz)1 - 400
Diff. Inputs1
Diff. Input SignalingHCSL
Accepts Spread Spec InputYes
Power Consumption Typ (mW)488
Supply Voltage (V)3.3 - 3.3
Output TypeLP-HCSL
Diff. Termination Resistors24
Package Area (mm²)81
Battery BackupNo
Battery SealNo
CPU Supervisory Function PORNo
Crystal Frequency TrimmingNo
Frequency Out PinNo
Inputs (#)1
Input Freq (MHz)1 - 400
FunctionFanout Buffer
Input TypeHCSL
Output Banks (#)1
Core Voltage (V)3.3
Output Voltage (V)0.7

Package Options

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
VFQFPN6.0 x 6.0 x 0.85800.5

Applications

  • Servers
  • Storage
  • Networking
  • Accelerators

Applied Filters:

Loading
Loading

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family. 

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.

LoadingLoading