Overview
Description
The ADC1112D125HN is a dual channel 11-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performances and low power consumption at sample rates up to 125 Msps. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode, because of a separate digital output supply. It supports the Low Voltage Differential Signaling (LVDS) Double Data Rate (DDR) output standard.
Features
- Clock input divider by 2 for less jitter contribution
- CMOS or LVDS DDR digital outputs
- Duty cycle stabilizer
- Input bandwidth, 600 MHz
- Offset binary, 2's complement, gray code
- Power dissipation, 1200 mW
- Power-down and Sleep modes
- Sample rate up to 125 Msps
- Serial Peripheral Interface (SPI)
- SFDR, 90 dBc
- Single 3 V supply
- SNR, 68 dBFS
Comparison
Applications
Documentation
Featured Documentation
Log in required to subscribe
|
|
|
|
|---|---|---|
| Type | Title | Date |
| Datasheet | PDF 595 KB | |
| End Of Life Notice | PDF 528 KB | |
2 items
|
||
Design & Development
Boards & Kits
Demonstration
ADC1112D125F2
Obsolete
ADC1112D125F2 demo board; LVDS/DDR version;
IDT's dual-channel ADC demoboard is suitable for dynamic performance evaluations from low to high IF configuration with LVDS/DDR output variants. A data-acquisition board can be used during design and prototype to analyze ADC performance.
Recommended Documents:
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.
Product Options
Applied Filters: