The burst mode feature offers the highest level of performance to the system designer. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge

Documentation

Title Type Date
PDF54 KB
Guide
PDF3.89 MB
Overview
PDF2.56 MB
Overview