Overview

Description

The 181-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT's proprietary mix of analog and digital Phase-Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB. The 181-51 offers center spread selection of +/-0.625% and +/-1.875%. Refer to the MK1714-01/02 for the widest selection of input frequencies and multipliers. IDT offers a complete line of EMI reducing clock generators. Consult us when you need to remove crystals and oscillators from your board.

Features

  • Pin and function compatible to Cypress W181-51
  • Packaged in 8-pin SOIC
  • Provides a spread spectrum output clock
  • Accepts a clock input and provides same frequency dithered output
  • Input frequency of 28 to 75 MHz for Clock input
  • Peak reduction by 7dB - 14dB typical on 3rd - 19th odd harmonics
  • Spread percentage selection for +/-0.625% and +/-1.875%
  • Operating voltage of 3.3 V and 5 V
  • Advanced, low-power CMOS process

Documentation

Title Type Date
PDF204 KB
Datasheet
PDF91 KB
Application Note
PDF1.99 MB
Application Note
PDF322 KB
Application Note
PDF170 KB
Application Note
PDF146 KB
Application Note
PDF495 KB
Application Note
PDF442 KB
Application Note
PDF115 KB
Application Note
PDF233 KB
Application Note
PDF160 KB
Application Note
PDF120 KB
Application Note
PDF565 KB
Application Note
PDF192 KB
End Of Life Notice
PDF439 KB
Product Change Notice
PDF361 KB
Product Change Notice
PDF223 KB
Product Change Notice

Design & Development

Software & Tools

Software Downloads

Title Type Date
PDF192 KB
End Of Life Notice

Models