画像
クロック分周器、周波数分周器IC
ページセクションへ移動：
クロック分周器は、入力信号を分周したクロック信号を出力します。信号のバッファリングや信号の複製（複数の複製が可能）を行う目的で使うこともできます。クロック分周器は、1分周モードで使うとファンアウトバッファとして機能します。
Renesasが提供する「8」シリーズのファンアウトバッファ／クロック分周器は、I/Oの仕様がシングルエンドの製品であっても、デバイスの内部では完全な差動構成を採用しています。そのため、コモンモードノイズが除去され、優れたジッター／出力スキュー性能が得られます。差動回路は定電流源をベースとしているので、シングルエンドのソリューションに比べてシステムの電源に混入する雑音が少なく、EMI（電磁干渉）規格への準拠が容易になります。
セレクションテーブル
Processing table
| Programmable Low Additive Jitter 2:8 Buffer with Dividers and Universal Outputs | Buffer, Divider | 8 | CML, HCSL, LVDS, LVPECL | 0.000001 - 700 | 0.000001 - 700 | 2 | LVCMOS, LVDS, LVHSTL, LVPECL | 2 | 1.8, 2.5, 3.3 | 1.5, 1.8, 2.5, 3.3 | 2, 511 | 100 | 60 |
Tips for Using This Parametric Table:
- Hide Filters button in header: Collapse or expands filters
- Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
- Reset button in header: Reset all filters to the page default
- Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
- Export button in header: Export the filtered results of the table to an Excel document
- Filter parts search bar in header: Type to filter table results by part number
- Hide column button in column headers: Select to hide columns in table
- AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
- Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
- Document icon next to product name in row: View the featured document for this product
- Chip icon next to the right of the document icon in row: View the block diagram for this product
- Cart icon to the right of the chip icon: Indicates that samples are available for this product
ビデオ&トレーニング
Single-Ended Fanout Buffers and Dividers by IDT
Description
Overview of IDT's single-ended fanout buffers and single-ended fanout dividers. Fanout buffers are a useful building block of many clock trees, providing signal buffering and multiple low-skew copies of the input signal. The clock fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. Presented by Vik Chaudhry, technical marketing manager at IDT. For more information about IDT's rich portfolio of clock IC timing solutions, visit www.idt.com/go/clocks.
Transcript
Thank you for joining us for an overview of IDTs Fanout Buffers. My name is Vik Chaudhry, I'm Marketing Manager for IDT's Timing Products.
Now, let's consider some single-ended Buffers. In this example we have a differential signal or a crystal input coming in that is fanned out to ten single-ended LVCMOS signals. Typically, the differential inputs can accept either LDVS, LVPECL, HCSL, or HSTL levels.
This is an example of a very flexible device where one, we have a mux at the input stage, two, we have two sets of dividers that are independent of each other, and three, there are two sets of fanout buffers for each of the banks, with an able signal for each bank.
IDT has a very large portfolio of fanout and clock distribution devices. To make it easy to select these parts, we have developed the collateral that can be used. This collateral is located on the IDT website under our clock and timing products, and if you look under fanout buffers and dividers, you will see this collateral available.
We also have an excellent application support for all the clocks and clock distribution devices. Most of our products include IBIS models, we also have application notes for various termination schemes, filter recommendations, and we also review schematics. If you have any questions, please feel free to either drop us an email at [email protected] or [email protected].
Thank you for choosing IDT timing products.
Video List