概要
Description
The 9ZML1252E is a second generation 2-input/12-output differential mux for Intel Purley and newer platforms. It exceeds the demanding DB1200ZL performance specifications and is backwards compatible to the 9ZML1232B. It utilizes Low Power HCSL-compatible outputs to reduce power consumption and termination resistors. It is suitable for PCI-Express Gen1-4 or QPI/UPI applications, and provides 2 configurable low-drift I2O settings, one for each input channel, to allow I2O tuning for various topologies.
特長
- 2 configurable low-drift I2O delays up to 2.9ns; maintain transport delay for various topologies
- LP-HCSL outputs with Zout = 85Ω; eliminate 48 resistors
- 9 selectable SMBus addresses; multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or Bypass Mode; PLL can dejitter incoming clock
- Hardware or software-selectable PLL BW; minimizes jitter peaking in downstream PLLs
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus interface; software can modify device settings without hardware changes
- 10 x 10 mm 72-QFN package; small board footprint
アプリケーション
ドキュメント
| タイトル | 分類 | 日付 | |
|---|---|---|---|
PDF382 KB
|
データシート
|
||
PDF91 KB
|
アプリケーションノート
|
||
PDF1.99 MB
|
アプリケーションノート
|
||
PDF255 KB
|
アプリケーションノート
|
||
PDF322 KB
|
アプリケーションノート
|
||
PDF480 KB
|
アプリケーションノート
|
||
PDF235 KB
|
アプリケーションノート
|
||
PDF170 KB
|
アプリケーションノート
|
||
PDF495 KB
|
アプリケーションノート
|
||
PDF442 KB
|
アプリケーションノート
|
||
PDF565 KB
|
アプリケーションノート
|
||
PDF137 KB
|
アプリケーションノート
|
||
PDF2.40 MB
|
概要
|
||
PDF163 KB
|
製品変更通知
|
||
PDF158 KB
|
製品変更通知
|
||
PDF983 KB
|
製品変更通知
|
設計・開発
ボード＆キット
ボード＆キット
Evaluation Kit for 19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI
The evaluation board is designed to help the customer evaluate the 9ZXL1951D. The device is programmable through an SMBus interface. The user guide details the board...
モデル
ECADモデル
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。
製品選択
Processing table
| VFQFPN | 72 | I | Yes | Tray | サンプルを入手, | |
| VFQFPN | 72 | I | Yes | Reel |
Tips for Using This Parametric Table:
- Hide Filters button in header: Collapse or expands filters
- Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
- Reset button in header: Reset all filters to the page default
- Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
- Export button in header: Export the filtered results of the table to an Excel document
- Filter parts search bar in header: Type to filter table results by part number
- Hide column button in column headers: Select to hide columns in table
- AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
- Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
- Document icon next to product name in row: View the featured document for this product
- Chip icon next to the right of the document icon in row: View the block diagram for this product
- Cart icon to the right of the chip icon: Indicates that samples are available for this product
play_circle_filledビデオ&トレーニング
PCIe Gen5 Clock Buffers
Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family.
For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.
Video List